ADXL366 datasheet(42/71 Pages) AD

42 / 71 page

Data Sheet

ADXL366

analog.com

Rev. 0 | 42 of 71

Table 40. Bit Descriptions for THRESH_INACT_H

Bits

Bit Name

Settings

Description

Reset

Access

RESERVED

Reserved.

0x0

[6:0]

THRESH_INACT[12:6]

To detect inactivity, the absolute value of the 14-bit acceleration data is compared with

the 13-bit (unsigned) THRESH_INACT value, inactivity = acceleration < acceleration. See

the Motion Detection section for more information. The term, THRESH_INACT, refers to a

13-bit unsigned value comprised of the THRESH_INACT_L registers, which holds its six

LSBs (THRESH_INACT[5:0]) and the THRESH_INACT_H register, which holds its seven

MSBs (THRESH_INACT[12:6]).

0x0

R/W

THRESHOLD INACTIVITY BITS[5:0] REGISTER

Address: 0x24, Reset: 0x00, Name: THRESH_INACT_L

Table 41. Bit Descriptions for THRESH_INACT_L

Bits

Bit Name

Settings

Description

Reset

Access

[7:2]

THRESH_INACT[5:0]

To detect inactivity, the absolute value of the 14-bit acceleration data is compared with the

13-bit (unsigned) THRESH_INACT value, inactivity = acceleration < acceleration. See the

Motion Detection section for more information. The term, THRESH_INACT, refers to a 13-bit

unsigned value comprised of the THRESH_INACT_L register, which holds its six LSBs

(THRESH_INACT[5:0]) and the THRESH_INACT_H register, which holds its seven MSBs

(THRESH_INACT[12:6]).

0x0

R/W

[1:0]

RESERVED

Reserved.

0x0

TIMED INACTIVITY BITS[15:8] REGISTER

Address: 0x25, Reset: 0x00, Name: TIME_INACT_H

Table 42. Bit Descriptions for TIME_INACT_H

Bits

Bit Name

Settings

Description

Reset

Access

[7:0]

TIME_INACT[15:8]

The 16-bit value in these registers sets the number of consecutive samples that must have all

axes lower than the inactivity threshold (set by THRESH_INACT) for an inactivity event to be

detected.

0x0

R/W

TIMED INACTIVITY BITS[7:0] REGISTER

Address: 0x26, Reset: 0x00, Name: TIME_INACT_L

Table 43. Bit Descriptions for TIME_INACT_L

Bits

Bit Name

Settings

Description

Reset

Access

[7:0]

TIME_INACT[7:0]

The 16-bit value in these registers sets the number of consecutive samples that must have all

axes lower than the inactivity threshold (set by THRESH_INACT) for an inactivity event to be

detected.

0x0

R/W

ADXL366 Datasheet(PDF) 42 Page - Analog Devices

ADXL366 Datasheet(HTML) 42 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Download

Link URL