| Electronic Components Datasheet Search |
|
ADXL366 Datasheet(PDF) 13 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADXL366 Datasheet(HTML) 13 Page - Analog Devices |
|
13 / 71 page ![]() Data Sheet ADXL366 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS analog.com Rev. 0 | 13 of 71 Figure 17. Pin Configuration Table 9. Pin Function Descriptions Pin No. Mnemonic Description 1 SCLK SPI Communication Clock. Tied low for I2C. 2 MOSI/SDA Main Output, Subordinate Input (MOSI), or I2C Serial Data (SDA). 3 MISO/ASEL Main Input, Subordinate Output (MISO), or I2C Address Select (ASEL). 4 CS/SCL SPI Chip Select, Active Low (CS), or I2C Clock (SCL). 5 INT1 Interrupt 1 Output. INT1 also serves as an input for external clocking. 6 INT2 Interrupt 2 Output. INT2 also serves as an input for synchronized sampling. 7 GND Ground. The GND pin must be grounded. 8 ADC_IN ADC Input Pin. The ADC_IN pin can be left unconnected or can be connected to Pin 7 (GND) and/or Pin 11 (GND). 9 VREG_OUT1 Internally Regulated Voltage. 10 VS Supply Voltage. 11 GND Ground. The GND pin must be grounded. 12 VDDIO Supply Voltage for Digital Input and Output. 1 The VREG_OUT pin is used as an internal supply decoupling pin, and an external 0.2μF capacitor is also required. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |