HD64F36049 datasheet(361/562 Pages) RENESAS

361 / 562 page

Section 17 Serial Communication Interface 3 (SCI3)

Rev. 3.00 Mar. 15, 2006 Page 329 of 526

REJ09B0060-0300

17.5.4

Serial Data Reception (Clocked Synchronous Mode)

Figure 17.12 shows an example of SCI3 operation for reception in clocked synchronous mode. In

serial reception, the SCI3 operates as described below.

The SCI3 performs internal initialization synchronous with a synchronization clock input or

output, starts receiving data.

The SCI3 stores the receive data in RSR.

If an overrun error occurs (when reception of the next data is completed while the RDRF flag

in SSR is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR3 is set to 1 at this

time, an ERI interrupt request is generated, receive data is not transferred to RDR, and the

RDRF flag remains to be set to 1.

If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is

transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is

generated.

Serial

clock

Serial

data

1 frame

Bit 0

Bit 7

Bit 0

Bit 1

Bit 6

Bit 7

RDRF

OER

LSI

operation

User

processing

RXI interrupt request generated

RDR data read

RDRF flag

cleared

to 0

RXI interrupt

request

generated

ERI interrupt request

generated by

overrun error

Overrun error

processing

RDR data has

not been read

(RDRF = 1)

Figure 17.12 Example of SCI3 Reception in Clocked Synchronous Mode

HD64F36049 Datasheet(PDF) 361 Page - Renesas Technology Corp

HD64F36049 Datasheet(HTML) 361 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL