HD64F36024 datasheet(75/384 Pages) RENESAS

75 / 384 page

Section 3 Exception Handling

Rev. 4.00 Sep. 23, 2005 Page 49 of 354

REJ09B0025-0400

3.2.3

Interrupt Enable Register 1 (IENR1)

IENR1 enables direct transition interrupts, and external pin interrupts.

Bit

Bit Name

Initial

Value

R/W

Description

IENDT

R/W

Direct Transfer Interrupt Enable

When this bit is set to 1, direct transition interrupt

requests are enabled.



Reserved

This bit is always read as 0.

IENWP

R/W

Wakeup Interrupt Enable

This bit is an enable bit, which is common to the pins

WKP5 to WKP0. When the bit is set to 1, interrupt

requests are enabled.



Reserved

This bit is always read as 1.

IEN3

R/W

IRQ3 Interrupt Enable

When this bit is set to 1, interrupt requests of the

IRQ3 pin

are enabled.

2, 1



All 0



Reserved

These bits are always read as 0.

IEN0

R/W

IRQ0 Interrupt Enable

When this bit is set to 1, interrupt requests of the

IRQ0 pin

are enabled.

When disabling interrupts by clearing bits in an interrupt enable register, or when clearing bits in

an interrupt flag register, always do so while interrupts are masked (I = 1). If the above clear

operations are performed while I = 0, and as a result a conflict arises between the clear instruction

and an interrupt request, exception handling for the interrupt will be executed after the clear

instruction has been executed.

HD64F36024 Datasheet(PDF) 75 Page - Renesas Technology Corp

HD64F36024 Datasheet(HTML) 75 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL