HD64F36024 datasheet(77/384 Pages) RENESAS

77 / 384 page

Section 3 Exception Handling

Rev. 4.00 Sep. 23, 2005 Page 51 of 354

REJ09B0025-0400

3.2.5

Wakeup Interrupt Flag Register (IWPR)

IWPR is a status flag register for

WKP5 to WKP0 interrupt requests.

Bit

Bit Name

Initial

Value

R/W

Description

7, 6



All 1



Reserved

These bits are always read as 1.

IWPF5

R/W

WKP5 Interrupt Request Flag

[Setting condition]

When

WKP5 pin is designated for interrupt input and the

designated signal edge is detected.

[Clearing condition]

When IWPF5 is cleared by writing 0.

IWPF4

R/W

WKP4 Interrupt Request Flag

[Setting condition]

When

WKP4 pin is designated for interrupt input and the

designated signal edge is detected.

[Clearing condition]

When IWPF4 is cleared by writing 0.

IWPF3

R/W

WKP3 Interrupt Request Flag

[Setting condition]

When

WKP3 pin is designated for interrupt input and the

designated signal edge is detected.

[Clearing condition]

When IWPF3 is cleared by writing 0.

IWPF2

R/W

WKP2 Interrupt Request Flag

[Setting condition]

When

WKP2 pin is designated for interrupt input and the

designated signal edge is detected.

[Clearing condition]

When IWPF2 is cleared by writing 0.

IWPF1

R/W

WKP1 Interrupt Request Flag

[Setting condition]

When

WKP1 pin is designated for interrupt input and the

designated signal edge is detected.

[Clearing condition]

When IWPF1 is cleared by writing 0.

HD64F36024 Datasheet(PDF) 77 Page - Renesas Technology Corp

HD64F36024 Datasheet(HTML) 77 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL