Electronic Components Datasheet Search
  English  ▼

X  

AFE8405 Datasheet(PDF) 24 Page - Texas Instruments

Part # AFE8405
Description  14-BIT, 85-MSPS, SINGLE-ADC, 8-CHANNEL WIDEBAND RECEIVER
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AFE8405 Datasheet(HTML) 24 Page - Texas Instruments

Back Button AFE8405 Datasheet HTML 20Page - Texas Instruments AFE8405 Datasheet HTML 21Page - Texas Instruments AFE8405 Datasheet HTML 22Page - Texas Instruments AFE8405 Datasheet HTML 23Page - Texas Instruments AFE8405 Datasheet HTML 24Page - Texas Instruments AFE8405 Datasheet HTML 25Page - Texas Instruments AFE8405 Datasheet HTML 26Page - Texas Instruments AFE8405 Datasheet HTML 27Page - Texas Instruments AFE8405 Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 152 page
background image
6
ANALOG-TO-DIGITAL CONVERTERS
B0105-02
refpa
refma
Internal
Reference
S&H
14-Bit
Pipelined
ADCCore
Dual14-Bit85-MSPS ADC
Digital
Error
Correction
Output
Control
TimingCircuitry
inpa
inma
clkpa
clkma
da(13:0)
ovra
clkouta
6.1 ADC Operation
6.2 ADC Input Configuration
AFE8405
14-BIT, 85-MSPS, SINGLE-ADC, 8-CHANNEL WIDEBAND RECEIVER
SLWS212 – OCTOBER 2008
www.ti.com
The AFE8405 includes a high-performance, single-channel, 14-bit, 85-MSPS analog-to-digital converter
(ADC). To provide a complete solution, the
ADC
channel
includes
a
high-bandwidth
linear
sample-and-hold stage (S&H) and internal reference. An internal reference is provided, simplifying system
design requirements, yet an external reference can be used optionally to suit the accuracy and low-drift
requirements of the application.
Figure 6-1. ADC Block Diagram
The ADC digital output data and output clocks are connected directly to the rxin_a port of the AFE8405
digital section. The ovra output connects directly to the AFE8405 digital section and also to a package
ball. The ADC outputs can be accessed through the test bus in decimate-by-32
× mode only.
The conversion process is initiated by a falling edge of the external input clocks. Once the signal is
captured by the input S&H, the input sample is sequentially converted by a series of small resolution
stages, with the outputs combined in a digital correction logic block. Both the rising and the falling clock
edges are used to propagate the sample through the pipeline every half clock cycle. This process results
in data latency of 16.5 clock cycles, after which the output data is available as a 14-bit parallel word,
coded in binary 2s-complement format to the AFE8405 receive section.
The analog input for the ADC consists of a differential sample-and-hold architecture implemented using a
switched-capacitor technique shown in Figure 6-2.
ANALOG-TO-DIGITAL CONVERTERS
24
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com