Electronic Components Datasheet Search
  English  ▼

X  

AFE8405 Datasheet(PDF) 32 Page - Texas Instruments

Part # AFE8405
Description  14-BIT, 85-MSPS, SINGLE-ADC, 8-CHANNEL WIDEBAND RECEIVER
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AFE8405 Datasheet(HTML) 32 Page - Texas Instruments

Back Button AFE8405 Datasheet HTML 28Page - Texas Instruments AFE8405 Datasheet HTML 29Page - Texas Instruments AFE8405 Datasheet HTML 30Page - Texas Instruments AFE8405 Datasheet HTML 31Page - Texas Instruments AFE8405 Datasheet HTML 32Page - Texas Instruments AFE8405 Datasheet HTML 33Page - Texas Instruments AFE8405 Datasheet HTML 34Page - Texas Instruments AFE8405 Datasheet HTML 35Page - Texas Instruments AFE8405 Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 152 page
background image
7.1.2
Receive Input Power Meters
B0107-01
Fromrxin_aFIFOOutput
Fromrxin_cFIFOOutput
Fromrxin_bFIFOOutput
Fromrxin_dFIFOOutput
pmeter_iq0
pmeter_iq2
pmeter_iq1
pmeter_iq3
I
I
I
I
Q
Q
Q
Q
PowerMeter0Results
PowerMeter2Results
PowerMeter1Results
PowerMeter3Results
PowerMeter0
PowerMeter2
PowerMeter1
PowerMeter3
AFE8405
14-BIT, 85-MSPS, SINGLE-ADC, 8-CHANNEL WIDEBAND RECEIVER
SLWS212 – OCTOBER 2008
www.ti.com
PROGRAMMING
VARIABLE
DESCRIPTION
adc_fifo_bypass
When set, bypasses the input FIFOs and input data is latched directly using the rxclk. When cleared, input data is
latched using the adcclk_a/b/c/d inputs.
ssel_adc_fifo(2:0)
Selects the sync source for the FIFO state machines. This sync signal initializes the FIFO input and output
pointers.
rate_sel(1:0)
This selects the FIFO input and output rate; {rxclk, rxclk/2, rxclk/4 or rxclk/8}. For example, with rxclk at 153.6
MHz, set rate_sel to 0, 1, 2, or 3, respectively, for adcclk_a/b/c/d 153.6, 76.8, 38.4, or 19.2 MHz. Must be set the
same as DDCCONFIG1 register ch_rate_sel(1:0).
adc_fifo_strap_ab
When set, the rxin_a and rxin_b FIFO input and output pointers are synchronized to support complex input
signals. (Note: rxin_b is not used.)
adc_fifo_strap_cd
When set, the rxin_c and rxin_d FIFO input and output pointers are synchronized to support complex input
signals.
Figure 7-2. Receive Input Power Meters
Four receive input RMS power meters are provided by design. For real inputs, three power meters (power
meter 0/2/3) can be used to measure the RMS power of the combined carriers in each of the three input
signals from rxin_a/c/d (the Q input is held at zero). For complex inputs from rxin_c and rxin_d, one power
meter can be use to measure the combined complex power and the other can be disabled (rxin_b is not
used in the AFE8405).
RECEIVE DIGITAL SIGNAL PROCESSING
32
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com