SH7101 datasheet(246/486 Pages) RENESAS

246 / 486 page

8. Multi-Function Timer Pulse Unit (MTU)

Rev.2.00 Sep. 27, 2007 Page 212 of 448

REJ09B0394-0200

8.7.10

Contention between Buffer Register Write and Input Capture

If an input capture signal is generated in the T2 state of a buffer register write cycle, the buffer

operation takes precedence and the write to the buffer register is not performed.

Figure 8.77 shows the timing in this case.

Input capture

signal

Write signal

Address

TCNT

Buffer register write cycle

TGR

Buffer register

address

Figure 8.77 Contention between Buffer Register Write and Input Capture

8.7.11

TCNT_2 Write and Overflow/Underflow Contention in Cascade Connection

With timer counters TCNT_1 and TCNT_2 in a cascade connection, when a contention occurs

during TCNT_1 count (during a TCNT_2 overflow/underflow) in the T2 state of the TCNT_2

write cycle, the write to TCNT_2 is conducted, and the TCNT_1 count signal is disabled. At this

point, if there is match with TGRA_1 and the TCNT_1 value, a compare signal is issued.

Furthermore, when the TCNT_1 count clock is selected as the input capture source of channel 0,

TGRA_0 to D_0 carry out the input capture operation. In addition, when the compare match/input

capture is selected as the input capture source of TGRB_1, TGRB_1 carries out input capture

operation. The timing is shown in figure 8.78.

For cascade connections, be sure to synchronize settings for channels 1 and 2 when setting TCNT

clearing.

SH7101 Datasheet(PDF) 246 Page - Renesas Technology Corp