3886 datasheet(207/380 Pages) RENESAS

207 / 380 page

2-90

3886 Group User’s Manual

APPLICATION

2.5 Multi-master I2C-BUS interface

➀ Generating of START condition; Transmission of slave address + write bit

After confirming that other master devices do not use the bus, generate the START condition,

because the I2C-BUS is a multi-master.

Write “slave address + write bit” to the I2C data shift register (address 001216) before performing

to make the START condition generate. It is because the SCL of 1-byte unit is output, following

occurrence of the START condition.

If other master devices start communication until an occurrence of the START condition after

confirming the bus use, it cannot communicate correctly. However in this case, that situation does

not affect other master devices owing to detection of an arbitration lost or the START condition

duplication preventing function.

Fig. 2.5.19 Generating of START condition and transmission process of slave address + write bit

BB (address 1416), bit5 ? (Note 2)

0 (not used)

1 (used)

End

(A)

← 000101102

SEI (Note 1)

S0(address 1216)

← (A)

S1(address 1416)

← 111100002

CLI(Note 1)

• Interrupts disabled

• Bus use confirmation

• Start condition occurrence

• Slave address value write

• Interrupt enabled

Notes 1: In this example, the SEI instruction to disable interrupts need not be executed

because this processing is going to be performed in the interrupt processing.

When the start condition is generated out of the interrupt processing, execute

the SEI instruction to disable interrupts.

2: Use the branch bit instruction to confirm bus busy.

3886 Datasheet(PDF) 207 Page - Renesas Technology Corp