| Electronic Components Datasheet Search |
|
GL848 Datasheet(PDF) 35 Page - GENESYS LOGIC |
|
|
|||||||||||||||||||||||||||||
GL848 Datasheet(HTML) 35 Page - GENESYS LOGIC |
|
35 / 85 page ![]() GL848 High Speed USB2.0 2-in-1 Scanner Controller With Fast ADF ©2000-2007 Genesys Logic Inc. - All rights reserved. Page 35 Note: 1.It cannot be programmed to logic zero. 2.If the DPI9600 control bit is set to “1”,the STRPIXEL is doubled. Offset 31h ……..……………………………………..…………..….…..…….…. Default value = 8’h00 STRPIXEL7 STRPIXEL6 STRPIXEL5 STRPIXEL4 STRPIXEL3 STRPIXEL2 STRPIXEL1 STRPIXEL0 R/W R/W R/W R/W R/W R/W R/W R/W 7-0 STRPIXEL [7:0] The start pixel position of horizontal line (unit : pixel count). STRPIXEL=(TGW+2*TGSHLD)+start pixels number (count from CCD pixel 0) Note: 1.It cannot be programmed to logic zero. 2.If the DPI9600 control bit is set to “1”,the STRPIXEL is doubled. Offset 32h ……..……………………………………..…………..….…..…….…. Default value = 8’h00 ENDPIXEL15 ENDPIXEL14 ENDPIXEL13 ENDPIXEL12 ENDPIXEL11 ENDPIXEL10 ENDPIXEL9 ENDPIXEL8 R/W R/W R/W R/W R/W R/W R/W R/W 7-0 ENDPIXEL [15:8]The end pixel position of horizontal line (unit : pixel count). ENDPIXEL=(TGW+2*TGSHLD)+end pixels number (count from CCD pixel 0) Note: 1.It cannot be programmed to logic zero. 2.If the DPI9600 control bit is set to “1”,the STRPIXEL is doubled. Offset 33h ……..……………………………………..…………..….…..…….…. Default value = 8’h00 ENDPIXEL7 ENDPIXEL6 ENDPIXEL5 ENDPIXEL4 ENDPIXEL3 ENDPIXEL2 ENDPIXEL1 ENDPIXEL0 R/W R/W R/W R/W R/W R/W R/W R/W 7-0 ENDPIXEL [7:0] The end pixel position of horizontal line (unit : pixel count). ENDPIXEL=(TGW+2*TGSHLD)+end pixels number (count from CCD pixel 0) Note: 1.It cannot be programmed to logic zero. 2.If the DPI9600 control bit is set to “1”,the STRPIXEL is doubled. Offset 34h ……..……………………………………..…………..….…..…….…. Default value = 8’h00 DUMMY7 DUMMY6 DUMMY5 DUMMY4 DUMMY3 DUMMY2 DUMMY1 DUMMY0 R/W R/W R/W R/W R/W R/W R/W R/W 7-0 DUMMY [7:0] The CCD dummy & optical black pixels number (unit : pixel count). Note: It cannot be programmed to logic zero. Setting rule of Reg30,31,32,33 and 34. TGSHLD(Reg1D) RGW(Reg17) TGSHLD(Reg1D) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |