| Electronic Components Datasheet Search |
|
TLK10232 Datasheet(PDF) 52 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TLK10232 Datasheet(HTML) 52 Page - Texas Instruments |
|
52 / 102 page ![]() TLK10232 SLLSEE1 – MAY 2013 www.ti.com Table 8-22. LOOPBACK_TP_CONTROL (continued) Device Address: 0x1E SPACER Register Address:0x000B SPACER Default:0x0D10 Bit(s) Name Description Access DEEP_REMOTE_LPBK 0 = Normal functional mode (Default 1’b0) 3 RW (RXG) 1 = Enable deep remote loopback mode 2 RESERVED For TI use only (Default 1’b0) RW 1 RESERVED For TI use only (Default 1’b0) RW SHALLOW_LOCAL_LPBK 0 = Normal functional mode (Default 1’b0) 0 RW (RXG) 1 = Enable shallow local loopback mode Table 8-23. LS_CONFIG_CONTROL Device Address: 0x1E SPACERRegister Address:0x000C SPACER Default:0x0330 Bit(s) Name Description Access 15:14 RESERVED For TI use only (Default 2’b00) RW 13:12 LS_STATUS_CFG[1:0] Selects selected lane status to be reflected in LS_STATUS_1 register RW (RG) 1E.0015 bit 14 00 = Lane 0 (Default 2’b00) 01 = Lane 1 10 = Lane 2 11 = Lane 3 11:10 RESERVED For TI use only. Always reads 0. RW 9:8 RESERVED For TI use only. (Default 2’b11) RW 7:6 RESERVED For TI use only. RO 5 LS_LOS_MASK 0 = LS Serdes LOS status of enabled lanes is used to generate link status RW (G) 1 = LS Serdes LOS status of enabled lanes is not used to generate link status (Default 1’b1) 4 LS_PLL_LOCK_MASK 0 = LS Serdes PLL Lock status is used to generate link status RW (G) 1 = LS Serdes PLL Lock status is not used to generate link status (Default 1’b1) 3 RESERVED For TI use only. Always reads 0. RW 2 FORCE_LM_REALIGN 0 = Normal operation (Default 1’b0) RW/SC (G) 1 = Force lane realignment in Link status monitor 1:0 RESERVED For TI use only RO Table 8-24. CLK_CONTROL(1) Device Address: 0x1E SPACER Register Address:0x000D SPACER Default: 0x2F80 Bit(s) Name Description Access 15:14 RESERVED For TI use only. Always reads 0. RW 13 CLKOUT_ EN Output clock enable. RW (RXG) 0 = Holds CLKOUTx_P/N output to a fixed value. 1 = Allows CLKOUTx_P/N output to toggle normally. (Default 1’b1) 12 CLKOUT_POWERDOWN 0 = Normal operation (Default 1’b0) RW (RXG) 1 = Enable CLKOUTx_P/N Power Down. 11:8 RESERVED For TI use only. (Default 4'b1111) RW (1) This register is channel independent. 52 DEVICE REGISTERS Copyright © 2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TLK10232 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |