AMD-K6 datasheet(120/346 Pages) AMD

120 / 346 page

102

Signal Descriptions

Chapter 5

AMD-K6® Processor Data Sheet

20695H/0—March 1998

Preliminary Information

5.29

INTR (Maskable Interrupt)

Input

Summary

INTR is the system’s maskable interrupt input to the processor.

When the processor samples and recognizes INTR asserted, the

processor executes a pair of interrupt acknowledge bus cycles

and then jumps to the interrupt service routine specified by the

interrupt number that was returned during the interrupt

acknowledge sequence. The processor only recognizes INTR if

the interrupt flag (IF) in the EFLAGS register equals 1.

Sampled

The processor samples INTR as a level-sensitive input on every

clock edge, but the interrupt request is not recognized until the

next instruction boundary. The system logic can drive INTR

either synchronously or asynchronously. If it is asserted

asynchronously, it must be asserted for a minimum pulse width

of two clocks. In order to be recognized, INTR must remain

asserted until an interrupt acknowledge sequence is complete.

5.30

INV (Invalidation Request)

Input

Summary

During an inquire cycle, the state of INV determines whether

an addressed cache line that is found in the processor’s

instruction or data cache transitions to the invalid state or the

shared state.

If INV is sampled asserted during an inquire cycle, the

processor transitions the cache line (if found) to the invalid

state, regardless of its previous state. If INV is sampled negated

during an inquire cycle, the processor transitions the cache line

(if found) to the shared state. In either case, if the cache line is

found in the modified state, the processor writes it back to

memory before changing its state.

Sampled

INV is sampled on the clock edge on which EADS# is sampled

asserted.

AMD-K6 Datasheet(PDF) 120 Page - Advanced Micro Devices

AMD-K6 Datasheet(HTML) 120 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL