Electronic Components Datasheet Search
  English  ▼

X  

DP83932C Datasheet(PDF) 84 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83932C
Description  MHz SONICTM Systems-Oriented Network Interface Controller
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83932C Datasheet(HTML) 84 Page - National Semiconductor (TI)

Back Button DP83932C Datasheet HTML 80Page - National Semiconductor (TI) DP83932C Datasheet HTML 81Page - National Semiconductor (TI) DP83932C Datasheet HTML 82Page - National Semiconductor (TI) DP83932C Datasheet HTML 83Page - National Semiconductor (TI) DP83932C Datasheet HTML 84Page - National Semiconductor (TI) DP83932C Datasheet HTML 85Page - National Semiconductor (TI) DP83932C Datasheet HTML 86Page - National Semiconductor (TI) DP83932C Datasheet HTML 87Page - National Semiconductor (TI) DP83932C Datasheet HTML 88Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 98 page
background image
70 AC and DC Specifications (Continued)
BUS REQUEST TIMING BMODE e 0
TLF10492 – 67
Number
Parameter
20 MHz
25 MHz
33 MHz
Units
Min
Max
Min
Max
Min
Max
T43
BSCK to HOLD High (Note 2)
18
16
14
ns
T44
BSCK to HOLD Low (Note 2)
19
17
15
ns
T45
HLDA Synchronous Setup Time to BSCK (Note 5)
7
6
5
ns
T46
HLDA Synchronous Deassert Setup Time (Note 1)
7
6
5
ns
T51
BSCK to Address ADS MWR DS ECS
USRk10l and EXUSRk30lTRI-STATE
34
32
30
ns
(Note 4)
T52
BSCK to Data TRI-STATE
34
32
30
ns
T53
BSCK to USRk10l or EXUSRk30lValid
34
32
30
ns
T55
BSCK to Bus Status Valid
29
27
25
ns
T55b
Sk20l Hold from BSCK
3
3
3
ns
Note 1
A block transfer by the SONIC can be pre-empted from the bus by deasserting HLDA provided HLDA is deasserted T46 before the rising edge of the last
T2 in the current access
Note 2
The assertion edge for HOLD is dependent upon the PH bit in the DCR2 The default situation is shown wih a solid line in the timing diagram T43 and T44
apply for both modes Also if HLDA is asserted when the SONIC wants to acquire the bus HOLD will not be asserted until HLDA has been deasserted first
Note 3
Sk20l will indicate IDLE at the end of T2 if the last operation is a read operation or at the end of Th if the last operation is a write operation
Note 4
This timing value includes an RC delay inherent in the test measurement These signals typically TRI-STATE 7 ns earlier enabling other devices to drive
these lines without contention
Note 5
The HLDA signal is sampled by the SONIC on each rising edge of BSCK The maximum setup time is ((BSCK
period–T45
min
spec)–5ns) The HLDA
max setup time is for information only and is not tested
84



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com