DP83932C datasheet(15/98 Pages) NSC

15 / 98 page

30 Buffer Management (Continued)

33 DESCRIPTOR DATA ALIGNMENT

All fields used by descriptors (RXpktxxx RXrsrcxxx and

TXpktxxx) are word quantities (16-bit) and must be aligned

to word boundaries (A0e0) for 16-bit memory and to long

word boundaries (A1A0e00) for 32-bit memory The Re-

ceive Buffer Area (RBA) must also be aligned to a word

boundary in 16-bit mode and a long word boundary in 32-bit

mode The fragments in the Transmit Buffer Area (TBA)

however may be aligned on any arbitrary byte boundary

34 RECEIVE BUFFER MANAGEMENT

The Receive Buffer Management operates on three areas in

memory into which data status and control information are

written during reception

(Figure 3-2 ) These three areas

must be initialized (Section 344) before enabling the re-

ceiver (setting the RXEN bit in the Command register) The

receive resource area (RRA) contains descriptors that lo-

cate receive buffer areas in system memory These descrip-

tors are denoted by R1 R2 etc in

Figure 3-2 Packets (de-

noted by P1 P2 etc) can then be buffered into the corre-

sponding RBAs Depending on the size of each buffer area

and the size of the packet(s) multiple or single packets are

buffered into each RBA The receive descriptor area (RDA)

contains status and control information for each packet (D1

D2 etc in

Figure 3-2 ) corresponding to each received

packet (D1 goes with P1 D2 with P2 etc)

When a packet arrives the address recognition logic checks

the address for a Physical Multicast or Broadcast match

and if the packet is accepted the SONIC buffers the packet

contiguously into the selected Receive Buffer Area (RBA)

Because of the previous end-of-packet processing the

SONIC assures that the complete packet is written into a

single contiguous block When the packet ends the SONIC

writes the receive status byte count and location of the

packet into the Receive Descriptor Area (RDA) The SONIC

then updates its pointers to locate the next available de-

scriptor and checks the remaining words available in the

RBA If sufficient space remains the SONIC buffers the

next packet immediately after the previous packet If the

current buffer is out of space the SONIC fetches a Re-

source descriptor from the Receive Resource Area (RRA)

acquiring an additional buffer that has been previously allo-

cated by the system

341 Receive Resource Area (RRA)

As buffer memory is consumed by the SONIC for storing

data the Receive Resource Area (RRA) provides a mecha-

nism that allows the system to allocate additional buffer

space for the SONIC The system loads this area with re-

source descriptors that the SONIC in turn reads as its cur-

rent buffer space is used up Each resource descriptor con-

sists of a 32-bit buffer pointer locating the starting point of

the RBA and a 32-bit Word Count that indicates the size of

the buffer in words (2 bytes per word) The buffer pointer

and word count are contiguously located using the format

shown in

Figure 3-3 with each component composed of

16-bit fields The SONIC stores this information internally

and concatenates the corresponding fields to create 32-bit

long words for the buffer pointer and word count Note that

in 32-bit mode the upper word (Dk3116l) is not used by

the SONIC This area may be used for other purposes since

the SONIC never writes into the RRA

The SONIC organizes the RRA as a circular queue for effi-

cient processing of descriptors Four registers define the

RRA The first two the Resource Start Area (RSA) and the

Resource End Area (REA) registers determine the starting

and ending locations of the RRA and the other two regis-

ters update the RRA The system adds descriptors at the

address specified by the Resource Write Pointer (RWP)

and the SONIC reads the next descriptor designated by the

Resource Read Pointer (RRP) The RRP is advanced 4

words in 16-bit mode (4 long words in 32-bit mode) after the

SONIC finishes reading the RRA and automatically wraps

around to the beginning of the RRA once the end has been

reached

When a descriptor in the RRA is read

the

RXrscbuff

pt01 is loaded into the CRBA01 registers and

the RXrscbuff

wc01 is loaded into the RBWC01 regis-

ters

The alignment of the RRA is confined to either word or long

word boundaries depending upon the data width mode In

16-bit mode the RRA must be aligned to a word boundary

(A0 is always zero) and in 32-bit mode the RRA is aligned

to a long word boundary (A0 and A1 are always zero)

TLF10492 – 11

FIGURE 3-2 Overview of Receive Buffer Management

DP83932C Datasheet(PDF) 15 Page - National Semiconductor (TI)

DP83932C Datasheet(HTML) 15 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datasheet Download

Link URL