ML7406 datasheet(29/104 Pages) LAPIS

29 / 104 page

FEDL7406-02

ML7406

29/104

Extended Link Layer Format

If “CI-field” (1st byte of 2nd Block ) = 0x8C or 0x8D, Extended Link Layer is applied. The packet format is as follows:

(a) CI-field = 0x8C

For TX, if 2bytes extention format is used, set EXT_PKT_MODE[1:0] ([PKT_CTRL1: B0 0x04(7-6)])=0b01.

For RX, if RX_EXTPKT_OFF([PKT_CTRL1: B0 0x04(3)])=0b0, ML7406 recognizes “CI-field” and RX operation is

processed.

*1: 1st Block is identical to normal Format B..

*2: Indicating TX FIFO data storage area size.

*3: Indicating RX FIFO data storage area size.

*4: When RXDIO_CTRL[1:0] ([DIO_SET: B0 0x0C(7-6)])=0b10, indicating DCLK/DIO output area.

Length

MSB

LSB

Preamble

Sync

Word

field

Manchester/3-out-of-6 applicable [B0 0x07(3-2,1-0)]

1st Block

(*1)

2nd Block

Optional Block

Postamble

ACC

field

CRC

field

Data

field

CRC

field

Data

field

byte

bytes

byte

bytes

Max 112

bytes

Max 126

bytes

2-8

bits

10/18/

32bits

> n*2

bits

CRC applicable

C-A

field

Extended

Block

(*2)

(*3)

(*4)

[B0 0x07]

[B0 0x42]

[B0 0x43]

[B0 0x44]

[B0 0x08]

[B1 0x25-2E]

[B0 0x05]

[B0 0x7A/7B, 7D/7E]

TX: automatic insertion

RX: automatic detection, deletion

ML7406 Datasheet(PDF) 29 Page - LAPIS Semiconductor Co., Ltd.

ML7406 Datasheet(HTML) 29 Page - LAPIS Semiconductor Co., Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL