| Electronic Components Datasheet Search |
|
IP178G Datasheet(PDF) 48 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
IP178G Datasheet(HTML) 48 Page - List of Unclassifed Manufacturers |
|
48 / 76 page ![]() IP178G Data Sheet 48 / 76 December 19, 2012 Copyright © 2012, IC Plus Corp. IP178G-DS-R01.3 6.5 WOL+ Control Register Table 13 WOL+ Control Register table MII page4 register16 of PHY0 (8 PHYs share the MII register) page MII R/W Description Default PHY WOL+ Control Register 16.[15] RW WOL+ Interrupt Enable Set high to enable WOL+ interrupt 1=Enable 0=Disable Each PHY address can access the register of the corresponding port. 0 16.[14] RW WOL+ Level Trigger This bit is used to select the output mode of WOL+ interrupt. 1=Level trigger (Low goes high or high goes low when WOL+ interrupt) 0=Edge trigger (Positive pulse or negative pulse when WOL+ interrupt) 1 16.[13] RW WOL+ Positive Trigger This bit is used to select the polarity of WOL+ interrupt. 1=Low goes high or positive pulse 0=High goes low or negative pulse 0 16.[12] RW Sense Link Change Set high to enable WOL+ interrupt when link change is sensing. 1=Enable 0=Disable 1 16.[11] RW Sense Magic Packet Set high to enable WOL+ interrupt when magic packet is receiving. 1=Enable 0=Disable 1 16.[10] RW Sense Any Packet Set high to enable WOL+ interrupt when any packet is receiving. 1=Enable 0=Disable 1 16.[9] RW Sense DUT Set high to enable WOL+ interrupt when DUT is sensing WOL+ event. 1=Enable 0=Disable Each PHY address can access the register of the corresponding port. 1 16.[8] RW WOL+ Down Speed Enable Set high to enable WOL+ down speed function 1=Enable 0=Disable 1 16.[7:1] RO Reserved 0x00 4 16.[0] RO PHY WOL+ Interrupt Status The status of PHY WOL+ interrupt is based on the setting of Reg16 Page4 Bit14 and Bit13. Each PHY address can access the register of the corresponding port. 1 MII page5 register16 of PHY0 (8 PHYs share the MII register) page MII R/W Description Default PHY WOL+ MAC Address Register 0 5 16[15:0] R/W WOL+ MAC Address 0 (the most significant word) WOL+ MAC Address = {WOL+_MAC_Address_0, WOL+_MAC_Address_1, WOL+_MAC_Address_2} 0x0000 www.BDTIC.com/ICplus |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |