Electronic Components Datasheet Search
  English  ▼

X  

CEC1712 Datasheet(PDF) 170 Page - Microchip Technology

Part # CEC1712
Description  Cryptographic Embedded Controller
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

CEC1712 Datasheet(HTML) 170 Page - Microchip Technology

Back Button CEC1712 Datasheet HTML 166Page - Microchip Technology CEC1712 Datasheet HTML 167Page - Microchip Technology CEC1712 Datasheet HTML 168Page - Microchip Technology CEC1712 Datasheet HTML 169Page - Microchip Technology CEC1712 Datasheet HTML 170Page - Microchip Technology CEC1712 Datasheet HTML 171Page - Microchip Technology CEC1712 Datasheet HTML 172Page - Microchip Technology CEC1712 Datasheet HTML 173Page - Microchip Technology CEC1712 Datasheet HTML 174Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 338 page
background image
CEC1712
DS00003416C-page 170
 2020-2021 Microchip Technology Inc.
14.10.2
CAPTURE CONTROL 0 REGISTER
2
FREE_RESET
Free Running Timer Reset. This bit stops the timer and resets the
internal counter to 0000_0000h. This bit does not affect the
FREE_ENABLE bit. This bit is self clearing after the timer is reset.
1=Timer reset
0=Normal timer operation
R/W
0h
RESET
_SYS
1
FREE_ENABLE
Free-Running Timer Enable. This bit is used to start and stop the
free running timer. This bit does not reset the timer count. The
timer starts counting at 0000_0000h on reset and wraps around
back to 0000_0000h after it reaches FFFF_FFFFh.
The FREE_ENABLE bit is cleared after the RESET cycle is done.
Firmware must poll the FREE_RESET bit to determine when it is
safe to re-enable the timer.
1=Timer is enabled. The Free Running Timer Register is read-only.
0=Timer is disabled. The Free Running Timer Register is writable.
R/W
0h
RESET
_SYS
0
ACTIVATE
1=The timer block is in a running state
0=The timer block is powered down and all clocks are gated
R/W
0h
RESET
_SYS
Offset
04h
Bits
Description
Type
Default
Reset
Event
31:29
FCLK_SEL3
This 3-bit field sets the clock source for the input filter for Capture
Register 3. See Table 14-2, "Timer Clock Frequencies" for a list of
available frequencies.
R/W
0h
RESET
_SYS
28:27
Reserved
RES
-
-
26
FILTER_BYP3
This bit enables bypassing the input noise filter for Capture Regis-
ter 3, so that the input signal goes directly into the timer.
1=Input filter bypassed
0=Input filter enabled
R/W
0h
RESET
_SYS
Offset
00h
Bits
Description
Type
Default
Reset
Event



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com