Electronic Components Datasheet Search
  English  ▼

X  

VT8235 Datasheet(PDF) 29 Page - VIA Technologies, Inc.

Part # VT8235
Description  V-LINK CLIENT HIGHLY INTEGRATED SOUTH BRIDGE
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  VIA [VIA Technologies, Inc.]
Direct Link  https://www.viatech.com/en/
Logo VIA - VIA Technologies, Inc.

VT8235 Datasheet(HTML) 29 Page - VIA Technologies, Inc.

Back Button VT8235 Datasheet HTML 25Page - VIA Technologies, Inc. VT8235 Datasheet HTML 26Page - VIA Technologies, Inc. VT8235 Datasheet HTML 27Page - VIA Technologies, Inc. VT8235 Datasheet HTML 28Page - VIA Technologies, Inc. VT8235 Datasheet HTML 29Page - VIA Technologies, Inc. VT8235 Datasheet HTML 30Page - VIA Technologies, Inc. VT8235 Datasheet HTML 31Page - VIA Technologies, Inc. VT8235 Datasheet HTML 32Page - VIA Technologies, Inc. VT8235 Datasheet HTML 33Page - VIA Technologies, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 145 page
background image
VT8235 V-Link South Bridge
Revision 1.22 October 24, 2002
-23-
Register Overview
Urpu‚y‚tvr†ÃDp
XrÃ8‚rp‡
Keyyboard / Mouse Wakeup Registers (I/O Space)
Port
KB / Mouse Wakeup Registers
Default Acc
002E Keyboard / Mouse Wakeup Index †
00
RW
002F
Keyboard / Mouse Wakeup Data †
00
RW
† Keyboard / Mouse Wakeup registers (index values E0-EF
defined
below)
are
accessible
if
Function
0
PCI
Configuration register Rx51[1] = 1.
Keyboard / Mouse Wakeup Registers (Indexed via Port
2E/2F)
Offset Reserved
Default
Acc
00-DF -reserved-
—
RO
Offset KB / Mouse Wakeup (Rx51[1]=1)
Default
Acc
E0
Keyboard / Mouse Wakeup Enable
08
RW
E1
Keyboard Wakeup Scan Code Set 0
F0
RW
E2
Keyboard Wakeup Scan Code Set 1
00
RW
E3
Keyboard Wakeup Scan Code Set 2
00
RW
E4
Keyboard Wakeup Scan Code Set 3
00
RW
E5
Keyboard Wakeup Scan Code Set 4
00
RW
E6
Keyboard Wakeup Scan Code Set 5
00
RW
E7
Keyboard Wakeup Scan Code Set 6
00
RW
E8
Keyboard Wakeup Scan Code Set 7
00
RW
E9
Mouse Wakeup Scan Code Set 1
09
RW
EA
Mouse Wakeup Scan Code Set 2
00
RW
EB
Mouse Wakeup Scan Code Mask
00
RW
EC-EF -reserved-
—
RO
Game Port Registers (I/O Space)
Offset Game Port (200-20F typical)
Default Acc
0
-reserved-
00
—
1
Game Port Status
RO
1
Start One-Shot
WO
2-F
-reserved-
00
—
Memory Mapped Registers – IOAPIC
Address
APIC Index / Data
Default
Acc
FEC00000
APIC Register Index
00
RW
FEC00001-0F -reserved-
00
—
FEC00010-13 APIC Register Data
0000 0000 RW
FEC00014-1F -reserved-
00
—
FEC00020
APIC IRQ Pin Assertion
xx
WO
FEC00021-3F -reserved-
00
—
FEC00040
APIC EOI
xx
WO
FEC00041-FF -reserved-
00
—
Offset APIC Registers
Default
Acc
0
APIC ID
0000 0000
RW
1
APIC Version
0017 8003
RO
2
APIC Arbitration
0000 0000
RO
3
Boot Configuration
0000 0000
RW
4-F
-reserved-
0000 0000
—
11-10 I/O Redirection– AIRQ0
xxx1xxxx xxxxxxxx RW
13-12 I/O Redirection– AIRQ1
xxx1xxxx xxxxxxxx RW
15-14 I/O Redirection– AIRQ2
xxx1xxxx xxxxxxxx RW
17-16 I/O Redirection– AIRQ3
xxx1xxxx xxxxxxxx RW
19-18 I/O Redirection– AIRQ4
xxx1xxxx xxxxxxxx RW
1B-1A I/O Redirection– AIRQ5
xxx1xxxx xxxxxxxx RW
1D-1C I/O Redirection– AIRQ6
xxx1xxxx xxxxxxxx RW
1F-1E I/O Redirection– AIRQ7
xxx1xxxx xxxxxxxx RW
21-20 I/O Redirection– AIRQ8
xxx1xxxx xxxxxxxx RW
23-20 I/O Redirection– AIRQ9
xxx1xxxx xxxxxxxx RW
25-24 I/O Redirection– AIRQ10
xxx1xxxx xxxxxxxx RW
27-26 I/O Redirection– AIRQ11
xxx1xxxx xxxxxxxx RW
29-28 I/O Redirection– AIRQ12
xxx1xxxx xxxxxxxx RW
2B-2A I/O Redirection– AIRQ13
xxx1xxxx xxxxxxxx RW
2D-2C I/O Redirection– AIRQ14
xxx1xxxx xxxxxxxx RW
2F-2E I/O Redirection– AIRQ15
xxx1xxxx xxxxxxxx RW
31-30 I/O Redirection– AIRQ16
xxx1xxxx xxxxxxxx RW
33-32 I/O Redirection– AIRQ17
xxx1xxxx xxxxxxxx RW
35-34 I/O Redirection– AIRQ18
xxx1xxxx xxxxxxxx RW
37-36 I/O Redirection– AIRQ19
xxx1xxxx xxxxxxxx RW
39-38 I/O Redirection– AIRQ20
xxx1xxxx xxxxxxxx RW
3B-3A I/O Redirection– AIRQ21
xxx1xxxx xxxxxxxx RW
3D-3C I/O Redirection– AIRQ22
xxx1xxxx xxxxxxxx RW
3F-3E I/O Redirection– AIRQ23
xxx1xxxx xxxxxxxx RW
40-4F -reserved-
0000 0000
—
Note: The “I/O Redirection” registers are 64-bit registers, so
each uses two consecutive index locations, with the lower 32
bits at the even index and the upper 32 bits at the odd index.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com