Electronic Components Datasheet Search
  English  ▼

X  

PM9313 Datasheet(PDF) 82 Page - PMC-Sierra, Inc

Part # PM9313
Description  ENHANCED TT1??SWITCH FABRIC
PDF  343 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM9313 Datasheet(HTML) 82 Page - PMC-Sierra, Inc

Back Button PM9313 Datasheet HTML 78Page - PMC-Sierra, Inc PM9313 Datasheet HTML 79Page - PMC-Sierra, Inc PM9313 Datasheet HTML 80Page - PMC-Sierra, Inc PM9313 Datasheet HTML 81Page - PMC-Sierra, Inc PM9313 Datasheet HTML 82Page - PMC-Sierra, Inc PM9313 Datasheet HTML 83Page - PMC-Sierra, Inc PM9313 Datasheet HTML 84Page - PMC-Sierra, Inc PM9313 Datasheet HTML 85Page - PMC-Sierra, Inc PM9313 Datasheet HTML 86Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 343 page
background image
78
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
PM9311/2/3/5 ETT1™ CHIP SET
PMC-2000164
ISSUE 3
ENHANCED TT1™ SWITCH FABRIC
Released
Data Sheet
PMC-Sierra, Inc.
1.7.1
The OOB Bus
The OOB bus is an eight-bit, tri-state, multiplexed address/data bus with separate control and interrupt
signals.
1.7.1.1
OOB Bus Signals
Thirteen signals are used:
NOTE: Active low signals are indicated by “_L”.
All signals are point to point except for the AD bus which is a multipoint bus. In particular,
WAIT_L and the interrupt signals are not open collector/gate drivers.
1.7.1.2
Address Space
The OOB bus provides 31 bits of address - A[30:0]. Of these, bits A[1] and A[0] are always 0 as the bus
does not support 8- or 16-bit accesses: all accesses are 32-bits wide, and must be aligned on quad byte
boundaries.
Table 17.
OOB Control Bus Signals
Signal
Name
Description
Driven by M(aster) or S(lave)
AD[7:0]
8 bit address/data bus.
AD[7] indicates the type of cycle (1 = Write, 0 = Read)
during the first address cycle, and is used for for
address/data during other cycles.
A[6:0] must provide the board select address when
VALID_L is high.
Both.
Addressdrivenbymaster.
Data supplied by master for a
write cycle.
Data supplied by Slave for a
read cycle.
VALID_L
Bus cycle is valid. Active low.
Master.
WAIT_L
Wait. Active low.
Initially asserted to indicate slave will respond.
Then asserted, if necessary, to allow slave extra cycles
to respond to current transaction.
Slave
CLK
Clock.
Clock source.
INT_HI
High priority interrupt
Slave
INT_LO
Low priority interrupt
Slave



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com