Electronic Components Datasheet Search
  English  ▼

X  

TMPR3916 Datasheet(PDF) 50 Page - Toshiba Semiconductor

Part # TMPR3916
Description  32-Bit TX System RISC TX39 Family TMPR3916
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3916 Datasheet(HTML) 50 Page - Toshiba Semiconductor

Back Button TMPR3916 Datasheet HTML 46Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 47Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 48Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 49Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 50Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 51Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 52Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 53Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 54Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 225 page
background image
Chapter 2 Memory Controller (MC)
Preliminary
2-1
2.
Memory Controller (MC)
This system’s memory controller consists of two modules: the SDRAM Controller (SDRAMC) and MEMC
for other types of memory.
Six multi-purpose memory channels can be administrated: While the channels 0 and 1 are assigned to the
SDRAM controller, the memory controller’s channels are numbered from 2 to 5.
The SDRAM Controller contains the following features:
•
uses memory architecture single-data-rate SDRAM
•
2 memory channels with 32 bit width, 16 bit width connectivity is not supported for SDRAM devices
•
base address, mask, DRAM size & organization configurable for each channel (same physical address
space on both Video and System-Busses)
•
true dual G-Bus connectivity
•
read bursts 4, 8, 16, 32 words,
•
single read accesses, single write accesses
•
different, mixed burst sizes on both busses are possible
•
fair memory arbitration, predictable latency
•
memory arbitrated on a first come first serve basis
•
for the case of a simultaneous transaction request, the prioritized G-Bus can be configured
•
one word write-back buffer to reduce bus utilization during write operations
•
low-power / self-refresh mode supported
•
background refresh during MEMC accesses
•
built-in power-up logic
•
programmable refresh cycle
The MEMC contains the following features:
•
4 separate channels
•
Support for ROM, MASK ROM, PAGE MODE ROM, EPROM, EEPROM, SRAM, and FLASH devices
•
Support for Page-Mode
•
Base Address and size programmable per channel
•
external Acknowledge mode for external ASIC slave device connectivity
•
Data Bus width of 16-bit/32-bit is selectable by channel
•
Supports programmable Setup and Hold Time for Address, Chip Enable, Write Enable Signals
•
Channel 5 supports BOOT options



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com