| Electronic Components Datasheet Search |
|
TMPR3916 Datasheet(PDF) 85 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR3916 Datasheet(HTML) 85 Page - Toshiba Semiconductor |
|
85 / 225 page ![]() Chapter 3 Graphics Display Controller (GDC) Preliminary 3-6 3.1.3 Display Control Signal The GDC block generates and outputs the synchronization signal (HSYNC, VSYNC, and CSYNC). The display uses non-interlaced scanning. HSWR HDSR + 8 HDSR + 9 HDER + 8 HCR HSYNC* HDER + 8 VDSR + 1 VDER blanking area dot data display area Figure 3.1.6 Display Timing The GDC block can select and output a separated synchronization (HSYNC*, VSYNC*) or a composite synchronization (CSYNC*) signal. The composite CSYNC* is the EX-NOR (exclusive nor) signal of HSYNC* and VSYNC*. VSYNC* HSYNC* CSYNC* Figure 3.1.7 CSYNC* Timing In positive mode the composite CSYNC is the EX-OR (exclusive or) signal of HSYNC and VSYNC. HSYNC VSYNC CSYNC Figure 3.1.8 CSYNC Timing When HSYNC and VSYNC are in Positive Mode The DCR bit CSEL enables composite synchronization signal output. The bit NSYNC enables using synchronization signals in positive mode. Externally separated synchronization signals can also be used for input. Set using the ESYNC bit of the DCR. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |