Electronic Components Datasheet Search
  English  ▼

X  

TMPR3916 Datasheet(PDF) 59 Page - Toshiba Semiconductor

Part # TMPR3916
Description  32-Bit TX System RISC TX39 Family TMPR3916
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3916 Datasheet(HTML) 59 Page - Toshiba Semiconductor

Back Button TMPR3916 Datasheet HTML 55Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 56Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 57Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 58Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 59Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 60Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 61Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 62Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 63Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 225 page
background image
Chapter 2 Memory Controller (MC)
Preliminary
2-10
2.5.4
Configuration Registers
Overview
SDRAMC is configured using a total of four configuration registers. These configuration registers
reside in the SDRAMC configuration area. The configuration registers can be accessed using byte, half-
word and word type accesses. Following, the two memory channels are numbered X (CS0) and Y
(CS1). Each channel can be set up using its own memory configuration. The registers RSX, CSX and
BSX are used to set up the configuration for memory channel X. The registers RSY, CSY and BSY are
used to setup the configuration for memory channel Y.
Control Register (DCCR)
Bit
3130
292827
262524
Name
Bit
2322
212019
181716
Name
RSX
CSX
BSX
ACCD
SRM
Bit
1514
131211
10
9
8
Name
RSY
CSY
BSY
Bit
7
6
543
210
Name
CEN
PRIO
ENA
PWR
Bit
Name
Function
Reset
Value
R/W
31:24
Wired to zero
0R
23:22
RSX
Row Size for channel X
The RSX, CSX and BSX fields are used to specify the organization of
memory channel X.
00 = 2 K
01 = 4 K
10 = 8 K
11 = Invalid setting
00
R/W
21:20
CSX
Column Size for channel X
Number of Columns
00 = 256
01 = 512
10 = 1 K
11 = 2 K
00
R/W
19
BSX
Bank Size for channel X
Number of Banks
0 = 2 banks
1 = 4 banks
0
R/W
18
Wired to zero
0R
17
ACCD
Acceleration Disable
Disabling dual G-Bus accelerations significantly lowers system
performance. Therefore, this mode is meant to be used as fault
mode only.
0 = All Accelerations Enabled
1 = Prevents Dual G-Bus Accelerations
0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com