Electronic Components Datasheet Search
  English  ▼

X  

HD64F36049 Datasheet(PDF) 341 Page - Renesas Technology Corp

Part # HD64F36049
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Tiny Series
PDF  562 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36049 Datasheet(HTML) 341 Page - Renesas Technology Corp

Back Button HD64F36049 Datasheet HTML 337Page - Renesas Technology Corp HD64F36049 Datasheet HTML 338Page - Renesas Technology Corp HD64F36049 Datasheet HTML 339Page - Renesas Technology Corp HD64F36049 Datasheet HTML 340Page - Renesas Technology Corp HD64F36049 Datasheet HTML 341Page - Renesas Technology Corp HD64F36049 Datasheet HTML 342Page - Renesas Technology Corp HD64F36049 Datasheet HTML 343Page - Renesas Technology Corp HD64F36049 Datasheet HTML 344Page - Renesas Technology Corp HD64F36049 Datasheet HTML 345Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 341 / 562 page
background image
Section 17 Serial Communication Interface 3 (SCI3)
Rev. 3.00 Mar. 15, 2006 Page 309 of 526
REJ09B0060-0300
Bit
Bit Name
Initial
Value
R/W
Description
1
MPBR
0
R
Multiprocessor Bit Receive
MPBR stores the multiprocessor bit in the receive
character data. When the RE bit in SCR3 is cleared to
0, its state is retained.
0
MPBT
0
R/W
Multiprocessor Bit Transfer
MPBT stores the multiprocessor bit to be added to the
transmit character data.
17.3.8
Bit Rate Register (BRR)
BRR is an 8-bit register that adjusts the bit rate. The initial value of BRR is H'FF. Table 17.3
shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 of
SMR in asynchronous mode. Table 17.4 shows the maximum bit rate for each frequency in
asynchronous mode. The values shown in both tables 17.3 and 17.4 are values in active (high-
speed) mode. Table 17.5 shows the relationship between the N setting in BRR and the n setting in
bits CKS1 and CKS0 of SMR in clocked synchronous mode. The values shown in table 17.5 are
values in active (high-speed) mode. The N setting in BRR and error for other operating
frequencies and bit rates can be obtained by the following formulas:
[Asynchronous Mode]
N =
φ
64
× 22n–1 × B
× 106 – 1
Error (%) =
– 1
× 100
φ × 106
(N + 1)
× B × 64 × 22n–1
[Clocked Synchronous Mode]
N =
φ
8
× 22n–1 × B
× 106 – 1
[Legend]
B: Bit rate (bit/s)
N: BRR setting for baud rate generator (0
≤ N ≤ 255)
φ: Operating frequency (MHz)
n: CSK1 and CSK0 settings in SMR (0
≤ n ≤ 3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com