SH7101 datasheet(253/486 Pages) RENESAS

253 / 486 page

8. Multi-Function Timer Pulse Unit (MTU)

Rev.2.00 Sep. 27, 2007 Page 219 of 448

REJ09B0394-0200

8.7.19

Output Level in Complementary PWM Mode and Reset-Synchronous PWM Mode

When channels 3 and 4 are in complementary PWM mode or reset-synchronous PWM mode, the

PWM waveform output level is set with the OLSP and OLSN bits in the timer output control

TIOR should be set to H'00.

8.7.20

Interrupts in Module Standby Mode

If module standby mode is entered when an interrupt has been requested, it will not be possible to

clear the CPU interrupt source. Interrupts should therefore be disabled before entering module

standby mode.

8.7.21

Simultaneous Input Capture of TCNT_1 and TCNT_2 in Cascade Connection

When timer counters 1 and 2 (TCNT_1 and TCNT_2) are operated as a 32-bit counter in cascade

connection, the cascade counter value cannot be captured successfully even if input-capture input

is simultaneously done to TIOC1A and TIOC2A or to TIOC1B and TIOC2B. This is because the

input timing of TIOC1A and TIOC2A or of TIOC1B and TIOC2B may not be the same when

external input-capture signals to be input into TCNT_1 and TCNT_2 are taken in synchronization

with the internal clock. For example, TCNT_1 (the counter for upper 16 bits) does not capture the

count-up value by overflow from TCNT_2 (the counter for lower 16 bits) but captures the count

value before the count-up. In this case, the values of TCNT_1 = H'FFF1 and TCNT_2 = H'0000

should be transferred to TGRA_1 and TGRA_2 or to TGRB_1 and TGRB_2, but the values of

TCNT_1 = H'FFF0 and TCNT_2 = H'0000 are erroneously transferred.

SH7101 Datasheet(PDF) 253 Page - Renesas Technology Corp