32182 datasheet(114/755 Pages) RENESAS

114 / 755 page

4-19

EIT

32182 Group User’s Manual (Rev.1.0)

4.10 Trap Processing

(4) Branching to the EIT vector entry

The CPU branches to the addresses H’0000 0040–H’0000 007C in the user space. This is the last operation

performed in hardware preprocessing.

(5) Jumping from the EIT vector entry to the user-created handler

The CPU executes the BRA instruction written by the user at the addresses H’0000 0040–H’0000 007C of

the EIT vector entry to jump to the start address of the user-created handler. At the beginning of the user-

created EIT handler, first save the BPC and PSW registers and the necessary general-purpose registers to

the stack. Also, save the accumulator and FPSR register as necessary.

(6) Returning from the EIT handler

At the end of the EIT handler, restore the general-purpose registers and the BPC and PSW registers from

the stack and execute the RTE instruction. When the RTE instruction is executed, hardware postprocessing

is automatically performed. At this time, the CPU restarts from the next word-boundary instruction including

the instruction that generates a trap (see Figure 4.10.1).

4.11 EIT Priority Levels

The table below lists the priority levels of EIT events. When two or more EITs occur simultaneously, the event with

the highest priority is accepted first.

Table 4.11.1 Priority of EIT Events and How Returned from EIT

Priority

EIT Event

Type of Processing

Values Set in BPC Register

1 (Highest) Reset Interrupt (RI)

Instruction processing-aborted type

Undefined

Address Exception (AE)

Instruction processing-canceled type

PC of the instruction that

generated AE

Reserved Instruction

Instruction processing-canceled type

PC of the instruction that

Exception (RIE)

generated RIE

Floating-Point Exception

Instruction processing-completed type

PC of the instruction that

(FPE)

generated FPE + 4

Trap (TRAP)

Instruction processing-completed type

TRAP instruction + 4

System Break Interrupt

Instruction processing-completed type

PC of the next instruction

(SBI)

External Interrupt (EI)

Instruction processing-completed type

PC of the next instruction

Note that for External Interrupt (EI), the priority levels of interrupt requests from each peripheral I/O are set by the

microcomputer’s internal interrupt controller. For details, see Chapter 5, “Interrupt Controller.”

32182 Datasheet(PDF) 114 Page - Renesas Technology Corp

32182 Datasheet(HTML) 114 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL