Electronic Components Datasheet Search
  English  ▼

X  

32182 Datasheet(PDF) 113 Page - Renesas Technology Corp

Part # 32182
Description  32-BIT RISC SINGLE-CHIP MICROCOMPUTER M32R FAMILY / M32R/ECU SERIES
PDF  755 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

32182 Datasheet(HTML) 113 Page - Renesas Technology Corp

Back Button 32182 Datasheet HTML 109Page - Renesas Technology Corp 32182 Datasheet HTML 110Page - Renesas Technology Corp 32182 Datasheet HTML 111Page - Renesas Technology Corp 32182 Datasheet HTML 112Page - Renesas Technology Corp 32182 Datasheet HTML 113Page - Renesas Technology Corp 32182 Datasheet HTML 114Page - Renesas Technology Corp 32182 Datasheet HTML 115Page - Renesas Technology Corp 32182 Datasheet HTML 116Page - Renesas Technology Corp 32182 Datasheet HTML 117Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 755 page
background image
4
4-18
EIT
32182 Group User’s Manual (Rev.1.0)
4.9 Interrupt Processing
(6) Returning from the EIT handler
At the end of the EIT handler, restore the saved registers from the stack and execute the RTE instruction.
When the RTE instruction is executed, hardware postprocessing is automatically performed.
4.10 Trap Processing
4.10.1 Trap
[OccurrenceConditions]
Traps are software interrupts which are generated by executing the TRAP instruction. Sixteen traps are
generated, each corresponding to one of TRAP instruction operands 0–15. Accordingly, sixteen vector
entries are provided.
[EIT Processing]
(1) Saving SM, IE and C bits
The PSW register’s SM, IE and C bits are saved to the respective backup bits: BSM, BIE and BC.
BSM
←
SM
BIE
←
IE
BC
←
C
(2) Updating SM, IE and C bits
The PSW register’s SM, IE and C bits are updated as shown below.
SM
←
Unchanged
IE
←
0
C
←
0
(3) Saving the PC
When the trap instruction is executed, the PC value of TRAP instruction + 4 is set in the BPC register. For
example, if the TRAP instruction is located at address 4, the value H’08 is set in the BPC register.
Similarly, if the TRAP instruction is located at address 6, the value H’0A is set in the BPC register. The
value of the BPC register bit 30 indicates whether the trap instruction resides on a word boundary (BPC
register bit 30 = "0") or not on a word boundary (BPC register bit 30 = "1").
However, in either case of the above, the address to which the RTE instruction returns after the EIT
handler has terminated is address 8. (This is because the 2 low-order address bits are cleared to ‘00’
when returned to the PC.)
Figure 4.10.1 Example of a Return Address for Trap (TRAP)
H'00
Address
H'04
H'08
H'0C
+0
+1
+2
+3
H'00
Address
H'04
H'08
H'0C
+0
+1
+2
+3
BPC
H'0A
BPC
H'08
TRAP instruction
Return
address
Return
address
TRAP instruction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com