AS3524 datasheet(71/124 Pages) AMSCO

71 / 124 page

AS3524 C21 / C22

austriamicrosystems

Data Sheet, Confidential

www.austriamicrosystems.com

Revision 1.11

- 124

Table 49 NAF FiFo Data register

Name

Base

Default

NAFFifodata

AS3525_NAND_FLASH_BASE

0x0000

FIFO Data Register

Offset 0x001c

The NAFFifodata register offers access to the internal FIFO.

Bit

Bit Name

Default

Access

Bit Description

32:0

Fifodata [32:0]

R/W

Writing this register will push a word on the FIFO and the write

address will be incremented by 1. When the FIFO is full (36

words) then a write access on the register is ignored and the

FIFO ERROR status bit is set.

Reading on this register will pop a word from the FIFO and the

read address will be incremented by 1. When the FIFO is

empty then a read access on the register is ignored and the

FIFO ERROR status bit is set.

Table 50 NAF interrupt mask register

Name

Base

Default

NAFWords

AS3525_NAND_FLASH_BASE

0x0000

Interrupt Mask Register

Offset 0x0020

The NAFWords register informs the controller about the maximum words to be

transferred and controls the FIFO transfer both in interrupt and DMA mode.

Bit

Bit Name

Default

Access

Bit Description

32:0

Words [32:0]

0x0000

R/W

0: FIFO based data transfer is disabled

not 0: FIFO transfer is in progress

Note: For page transfers (program or read) the initial number of words depends on the NAND flash device. For a page size of 512 bytes, an initial

word value of 512/4 = 128 has to be written. For a page size of 2k bytes, an initial word value of 512 has to be used.

AS3524 Datasheet(PDF) 71 Page - ams AG

AS3524 Datasheet(HTML) 71 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL