Electronic Components Datasheet Search
  English  ▼

X  

AS3524 Datasheet(PDF) 76 Page - ams AG

Part # AS3524
Description  Advanced Audio Processor System
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3524 Datasheet(HTML) 76 Page - ams AG

Back Button AS3524 Datasheet HTML 72Page - ams AG AS3524 Datasheet HTML 73Page - ams AG AS3524 Datasheet HTML 74Page - ams AG AS3524 Datasheet HTML 75Page - ams AG AS3524 Datasheet HTML 76Page - ams AG AS3524 Datasheet HTML 77Page - ams AG AS3524 Datasheet HTML 78Page - ams AG AS3524 Datasheet HTML 79Page - ams AG AS3524 Datasheet HTML 80Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 124 page
background image
AS3524 C21 / C22
austriamicrosystems
Data Sheet, Confidential
© 2003-2006, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.11
76
- 124
Table 57: DBOP status register
Register
bits
Name
type
function
default
value
31:17
reserved
16
rd_d_valid
r
read data valid
15:12
Reserved
11
fi_pu_err
f
push error
10
fi_pu_e
r
push fifo empty
9
fi_pu_ae
r
push fifo almost empty
8
fi_pu_hf
r
push fifo half full
7
fi_pu_af
r
push fifo almost full
6
fi_pu_f
r
push fifo full
5
fi_po_err
r
pop error
4
fi_po_e
r
pop fifo empty
3
fi_po_ae
r
pop fifo almost empty
2
fi_po_hf
r
pop fifo half full
1
fi_po_af
r
pop fifo almost full
0
fi_po_f
r
pop fifo full
The read data valid flag is cleared with every start read and set after read data strobe is issued (at read data valid 1 the
data can be readout by SW).
Data Output Register
32 bit register for data output - the data written to this register are directly written to the FiFo. Depending on the serial
output mode and the output data width, the effective register width of this register is 8, 16 or 32 bits.
Following table shows the effective data width for this register:
osm=0
osm=1
osm=2
odw = 0
8 (byte0)
16 (byte0, byte1)
32 (byte0, byte1, byte2, byte3)
odw = 1
16 (HW0)
32 (HW0, HW1)
32 (HW0, HW1)
Depending on odw,
either one, two or four bytes are transmitted serially for odw=0
or one or two half words (HW = 16 bits) are transmitted serially for odw=1.
Note that for the 8 or 16 bit width only a part of the FiFo memory is used (to keep HW design simple).
Data Input Register
16 bit data input register that holds the value of the last read cycle. It is only valid if the data valid flag is set in the status
register. No interrupt support is given, for data input the read data valid flag must be polled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com