Electronic Components Datasheet Search
  English  ▼

X  

AS3524 Datasheet(PDF) 24 Page - ams AG

Part # AS3524
Description  Advanced Audio Processor System
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS3524 Datasheet(HTML) 24 Page - ams AG

Back Button AS3524 Datasheet HTML 20Page - ams AG AS3524 Datasheet HTML 21Page - ams AG AS3524 Datasheet HTML 22Page - ams AG AS3524 Datasheet HTML 23Page - ams AG AS3524 Datasheet HTML 24Page - ams AG AS3524 Datasheet HTML 25Page - ams AG AS3524 Datasheet HTML 26Page - ams AG AS3524 Datasheet HTML 27Page - ams AG AS3524 Datasheet HTML 28Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 124 page
background image
AS3524 C21 / C22
austriamicrosystems
Data Sheet, Confidential
© 2003-2006, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.11
24
- 124
5.2.5 Multi Port Memory Controller (MPMC)
The MPMC block is integrated into the AMBA system through AHB slave port.
The PrimeCell™ MPMC offers:
AMBA 32-bit AHB compliance.
Dynamic memory interface support including SDRAM and JEDEC low-power SDRAM
Asynchronous static memory device support including RAM, ROM, and Flash, with or without asynchronous page
mode.
Low transaction latency.
Read and write buffers to reduce latency and to improve performance.
Single AHB interface for accessing external memory.
8-bit and 16-bit wide static memory support.
16-bit wide chip select SDRAM memory support.
Static memory features include:
asynchronous page mode read
programmable wait states
bus turnaround delay
output enable, and write enable delays
extended wait
Two chip selects for synchronous memory and two chip selects for static memory devices.
Software controllable HCLK to MPMCCLKOUT ratio.
Power-saving modes dynamically control SDRAM MPMCCKEOUT and MPMCCLKOUT.
Dynamic memory self-refresh mode supported by software.
Controller supports 2K, 4K, and 8K row address synchronous memory parts. That is typical 512MB, 256MB, 128MB,
and 16Mb parts, with 8, 16 bits per device.
Two reset domains enable dynamic memory contents to be preserved over a soft reset.
A separate AHB interface to program the MPMC. This enables the PrimeCell™ MPMC registers to be situated in
memory with other system peripheral registers.
Locked AHB transactions supported.
Support for all AHB burst types.
Figure 8 Multi Port Memory Controller Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com