| Electronic Components Datasheet Search |
|
82G33 Datasheet(PDF) 68 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82G33 Datasheet(HTML) 68 Page - Intel Corporation |
|
68 / 437 page ![]() System Address Map 68 Datasheet 3.8.1 SMM Space Definition SMM space is defined by its addressed SMM space and its DRAM SMM space. The addressed SMM space is defined as the range of bus addresses used by the processor to access SMM space. DRAM SMM space is defined as the range of physical DRAM memory locations containing the SMM code. SMM space can be accessed at one of three transaction address ranges: Compatible, High and TSEG. The Compatible and TSEG SMM space is not remapped and therefore the addressed and DRAM SMM space is the same address range. Since the High SMM space is remapped the addressed and DRAM SMM space is a different address range. Note that the High DRAM space is the same as the Compatible Transaction Address space. Table 3-5 describes three unique address ranges. Table 3-5. Pre-Allocated Memory Example for 64-MB DRAM, 1-MB VGA and 1-MB TSEG SMM Space Enabled Transaction Address Space DRAM Space (DRAM) Compatible 000A_0000h to 000B_FFFFh 000A_0000h to 000B_FFFFh High FEDA_0000h to FEDB_FFFFh 000A_0000h to 000B_FFFFh TSEG (TOLUD-STOLEN-TSEG) to TOLUD-STOLEN (TOLUD-STOLEN-TSEG) to TOLUD-STOLEN NOTES: 1. STOLEN memory is only for the 82Q35/82Q33/82G33 GMCH. 3.8.2 SMM Space Restrictions If any of the following conditions are violated the results of SMM accesses are unpredictable and may cause the system to hang: 1. The Compatible SMM space must not be set-up as cacheable. 2. High or TSEG SMM transaction address space must not overlap address space assigned to system DRAM, or to any “PCI” devices (including DMI Interface, PCI- Express, and graphics devices). This is a BIOS responsibility. 3. Both D_OPEN and D_CLOSE must not be set to 1 at the same time. 4. When TSEG SMM space is enabled, the TSEG space must not be reported to the OS as available DRAM. This is a BIOS responsibility. 5. Any address translated through the GMADR TLB must not target DRAM from A_0000–F_FFFFh. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |