Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 37 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 37 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 33Page - Intel Corporation 82G33 Datasheet HTML 34Page - Intel Corporation 82G33 Datasheet HTML 35Page - Intel Corporation 82G33 Datasheet HTML 36Page - Intel Corporation 82G33 Datasheet HTML 37Page - Intel Corporation 82G33 Datasheet HTML 38Page - Intel Corporation 82G33 Datasheet HTML 39Page - Intel Corporation 82G33 Datasheet HTML 40Page - Intel Corporation 82G33 Datasheet HTML 41Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 437 page
background image
Signal Description
Datasheet
37
Signal Name
Type
Description
FSB_DINVB_3:0
I/O
GTL+
4x
Dynamic Bus Inversion: These signals are driven along with
the FSB_DB_63:0 signals. They indicate if the associated
signals are inverted. FSB_DINVB_3:0 are asserted such that
the number of data bits driven electrically low (low voltage)
within the corresponding 16 bit group never exceeds 8.
FSB_DINVB_x
Data Bits
FSB_DINVB_3
FSB_DB_63:48
FSB_DINVB_2
FSB_DB_47:32
FSB_DINVB_1
FSB_DB_31:16
FSB_DINVB_0
FSB_DB_15:0
FSB_DRDYB
I/O
GTL+
Data Ready: This signal is asserted for each cycle that data is
transferred.
FSB_AB_35:3
I/O
GTL+
2x
Host Address Bus: FSB_AB_35:3 connect to the processor
address bus. During processor cycles, FSB_AB_35:3 are
inputs. The (G)MCH drives FSB_AB_35:3 during snoop cycles
on behalf of DMI and PCI-Express-G initiators. FSB_AB_35:3
are transferred at 2x rate. Note that the address is inverted on
the processor bus. The values stored in the POC register are
driven in these signals by the (G)MCH between PWROK
assertion and FSB_CPURSTB de-assertion to allow processor
configuration.
FSB_ADSTBB_1:0
I/O
GTL+
2x
Host Address Strobe: The source synchronous strobes are
used to transfer FSB_AB_31:3 and FSB_REQB_4:0 at the 2x
transfer rate.
Strobe
Address Bits
FSB_ADSTBB_0
FSB_AB_16:3, FSB_REQB_4:0
FSB_ADSTBB_1
FSB_AB_31:17
FSB_DB_63:0
I/O
GTL+
4x
Host Data: These signals are connected to the processor data
bus. Data on FSB_DB_63:0 is transferred at a 4x rate. Note
that the data signals may be inverted on the processor bus,
depending on the FSB_DINVB_3:0 signals.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com