82G33 datasheet(41/437 Pages) INTEL

41 / 437 page

Signal Description

Datasheet

2.3

System Memory (DDR2/DDR3) Channel B

Interface Signals

Note: DDR3 is only supported on the 82G33 GMCH and 82P35 MCH components.

Signal Name

Type

Description

DDR_B_CK_5:0

SSTL-1.8/1.5

SDRAM Differential Clocks

• DDR2: Three per DIMM (5:0)

• DDR3: Two per DIMM (3:0)

DDR_B_CKB_5:0

SSTL-1.8/1.5

SDRAM Inverted Differential Clocks

• DDR2: Three per DIMM (5:0)

• DDR3: Two per DIMM (3:0)

DDR_B_CSB_3:0

SSTL-1.8/1.5

DDR2/DDR3 Chip Select

(1 per Device Rank)

DDR_B_CKE_3:0

SSTL-1.8/1.5

DDR2/DDR3 Clock Enable

(1 per Device Rank)

DDR_B_ODT_2:0

SSTL-1.8/1.5

DDR2/DDR3 Device Rank 2, 1, and 0 On Die

Termination

DDR_B_ODT_3

SSTL-1.8

DDR2 Device Rank 3 On Die Termination

DDR3_B_ODT_3

SSTL-1.5

DDR3 Device Rank 3 On Die Termination

DDR_B_MA_14:0

SSTL-1.8/1.5

DDR2/DDR3 Address Signals 14:0

DDR_B_BS_2:0

SSTL-1.8/1.5

DDR2/DDR3 Bank Select

DDR_B_RASB

SSTL-1.8/1.5

DDR2/DDR3 RAS signal

DDR_B_CASB

SSTL-1.8/1.5

DDR2/DDR3 CAS signal

DDR_B_WEB

SSTL-1.8/1.5

DDR2/DDR3 Write Enable

DDR_B_DQ_63:0

I/O

SSTL-1.8/1.5

DDR2/DDR3 Data Lines

DDR_B_DM_7:0

SSTL-1.8/1.5

DDR2/DDR3 Data Mask

DDR_B_DQS_7:0

I/O

SSTL-1.8/1.5

DDR2/DDR3 Data Strobes

DDR_B_DQSB_7:0

I/O

SSTL-1.8/1.5

DDR2/DDR3 Data Strobe Complements

82G33 Datasheet(PDF) 41 Page - Intel Corporation

82G33 Datasheet(HTML) 41 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL