82G33 datasheet(97/437 Pages) INTEL

97 / 437 page

DRAM Controller Registers (D0:F0)

Datasheet

5.1.15

DEVEN—Device Enable

B/D/F/Type:

0/0/0/PCI

Address Offset:

54–57h

Default Value:

000003DBh

Access:

RO, RW/L

Size:

32 bits

This register allows for enabling/disabling of PCI devices and functions that are within

the (G)MCH. All the bits in this register are Intel® TXT Lockable.

Bit

Access &

Default

Description

31:10

00000h

Reserved

RW/L

EP Function 3 (D3F3EN):

0 = Bus 0 Device 3 Function 3 is disabled and hidden

1 = Bus 0 Device 3 Function 3 is enabled and visible

If Device 3, Function 0 is disabled and hidden, then Device 3, Function

3 is also disabled and hidden independent of the state of this bit.

If this (G)MCH does not have ME capability (CAPID0[57] = 1 or

CAPID0[56] = 1), then Device 3, Function 3 is disabled and hidden

independent of the state of this bit.

RW/L

EP Function 2 (D3F2EN):

0 = Bus 0 Device 3 Function 2 is disabled and hidden

1 = Bus 0 Device 3 Function 2 is enabled and visible

If Device 3, Function 0 is disabled and hidden, then Device 3, Function

2 is also disabled and hidden independent of the state of this bit.

If this (G)MCH does not have ME capability (CAPID0[57] = 1 or

CAPID0[56] = 1), then Device 3, Function 2 is disabled and hidden

independent of the state of this bit.

RW/L

EP Function 1 (D3F1EN):

0 = Bus 0, Device 3, Function 1 is disabled and hidden

1 = Bus 0, Device 3, Function 1 is enabled and visible.

If Device 3, Function 0 is disabled and hidden, then Device 3, Function

1 is also disabled and hidden independent of the state of this bit.

If this (G)MCH does not have ME capability (CAPID0[57] = 1), then

Device 3, Function 1 is disabled and hidden independent of the state of

this bit.

RW/L

EP Function 0 (D3F0EN):

0 = Bus 0, Device 3, Function 0 is disabled and hidden

1 = Bus 0, Device 3, Function 0 is enabled and visible. If this (G)MCH

does not have ME capability (CAPID0[57] = 1), then Device 3,

Function 0 is disabled and hidden independent of the state of this

bit.

82G33 Datasheet(PDF) 97 Page - Intel Corporation

82G33 Datasheet(HTML) 97 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL