Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 40 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 40 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 36Page - Intel Corporation 82G33 Datasheet HTML 37Page - Intel Corporation 82G33 Datasheet HTML 38Page - Intel Corporation 82G33 Datasheet HTML 39Page - Intel Corporation 82G33 Datasheet HTML 40Page - Intel Corporation 82G33 Datasheet HTML 41Page - Intel Corporation 82G33 Datasheet HTML 42Page - Intel Corporation 82G33 Datasheet HTML 43Page - Intel Corporation 82G33 Datasheet HTML 44Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 437 page
background image
Signal Description
40
Datasheet
2.2
System Memory (DDR2/DDR3) Channel A
Interface Signals
Note: DDR3 is only supported on the 82G33 GMCH and 82P35 MCH components.
Signal Name
Type
Description
DDR_A_CK_5:0
O
SSTL-1.8/1.5
SDRAM Differential Clocks
• DDR2: Three per DIMM (5:0)
• DDR3: Two per DIMM (3:0)
DDR_A_CKB_5:0
O
SSTL-1.8/1.5
SDRAM Inverted Differential Clocks
• DDR2: Three per DIMM (5:0)
• DDR3: Two per DIMM (3:0)
DDR_A_CSB_3:0
O
SSTL-1.8/1.5
DDR2/DDR3 Device Rank 3, 2, and 0 chip
selects
DDR2 Device Rank 1 chip select
DDR3_A_CSB_1
O
SSTL-1.5
DDR3 Device Rank 1 Chip Select
DDR_A_CKE_3:0
O
SSTL-1.8/1.5
DDR2/DDR3 Clock Enable
(1 per Device Rank)
DDR_A_ODT_3:0
O
SSTL-1.8/1.5
DDR2/DDR3 On Die Termination
(1 per Device Rank)
DDR_A_MA_14:1
O
SSTL-1.8/1.5
DDR2/DDR3 Address Signals 14:1
DDR_A_MA_0
O
SSTL-1.8
DDR2 Address Signals 0
DDR3_A_MA_0
O
SSTL-1.5
DDR3 Address Signal 0
DDR_A_BS_2:0
O
SSTL-1.8/1.5
DDR2/DDR3 Bank Select
DDR_A_RASB
O
SSTL-1.8/1.5
DDR2/DDR3 RAS signal
DDR_A_CASB
O
SSTL-1.8/1.5
DDR2/DDR3 CAS signal
DDR_A_WEB
O
SSTL-1.8
DDR2 Write Enable signal
DDR3_A_WEB
O
SSTL-1.5
DDR3 Write Enable signal
DDR_A_DQ_63:0
I/O
SSTL-1.8/1.5
DDR2/DDR3 Data Lines
DDR_A_DM_7:0
O
SSTL-1.8/1.5
DDR2/DDR3 Data Mask
DDR_A_DQS_7:0
I/O
SSTL-1.8/1.5
DDR2/DDR3 Data Strobes
DDR_A_DQSB_7:0
I/O
SSTL-1.8/1.5
DDR2/DDR3 Data Strobe Complements



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com