82G33 datasheet(9/437 Pages) INTEL

9 / 437 page

Datasheet

8.2.16

MAXLAT—Maximum Latency ................................................... 276

8.2.17

CAPID0—Mirror of Dev0 Capability Identifier ............................. 276

8.2.18

MGGC—Mirror of Dev 0 GMCH Graphics Control Register ............. 277

8.2.19

DEVEN—Device Enable........................................................... 279

8.2.20

SSRW—Mirror of Fun 0 Software Scratch Read Write .................. 281

8.2.21

BSM—Mirror of Func0 Base of Stolen Memory............................ 281

8.2.22

HSRW—Mirror of Dev2 Func0 Hardware Scratch Read Write ........ 282

8.2.23

GDRST—Mirror of Dev2 Func0 Graphics Reset ........................... 282

8.2.24

PMCAPID—Mirror of Fun 0 Power Management Capabilities ID...... 283

8.2.25

PMCAP—Mirror of Fun 0 Power Management Capabilities ............. 284

8.2.26

PMCS—Power Management Control/Status................................ 285

8.2.27

SWSMI—Mirror of Func0 Software SMI ..................................... 286

Intel® Management Engine (ME) Subsystem Registers (D3:F0,F1,F2,F3) ............... 288

9.1

Host Embedded Controller Interface (HECI1) Configuration Register

Details (D3:F0) .................................................................................. 288

9.1.1

ID— Identifiers ..................................................................... 289

9.1.2

CMD— Command .................................................................. 290

9.1.3

STS— Device Status .............................................................. 291

9.1.4

RID— Revision ID.................................................................. 292

9.1.5

CC— Class Code.................................................................... 292

9.1.6

CLS— Cache Line Size............................................................ 292

9.1.7

MLT— Master Latency Timer ................................................... 293

9.1.8

HTYPE— Header Type ............................................................ 293

9.1.9

HECI_MBAR— HECI MMIO Base Address ................................... 294

9.1.10

SS— Sub System Identifiers ................................................... 294

9.1.11

CAP— Capabilities Pointer....................................................... 295

9.1.12

INTR— Interrupt Information .................................................. 295

9.1.13

MGNT— Minimum Grant ......................................................... 295

9.1.14

MLAT— Maximum Latency ...................................................... 296

9.1.15

HFS— Host Firmware Status ................................................... 296

9.1.16

PID— PCI Power Management Capability ID .............................. 296

9.1.17

PC— PCI Power Management Capabilities.................................. 297

9.1.18

PMCS— PCI Power Management Control And Status ................... 298

9.1.19

MID— Message Signaled Interrupt Identifiers ............................ 299

9.1.20

MC— Message Signaled Interrupt Message Control ..................... 299

9.1.21

MA— Message Signaled Interrupt Message Address .................... 300

9.1.22

MUA— Message Signaled Interrupt Upper Address (Optional)....... 300

9.1.23

MD— Message Signaled Interrupt Message Data ........................ 301

9.1.24

HIDM—HECI Interrupt Delivery Mode ....................................... 301

9.2

HECI2 Configuration Register Details (D3:F1) (Intel® 82Q35 and

82Q33 GMCH only)............................................................................. 302

9.2.1

ID— Identifiers ..................................................................... 303

9.2.2

CMD— Command .................................................................. 303

9.2.3

STS— Device Status .............................................................. 305

9.2.4

RID— Revision ID.................................................................. 306

9.2.5

CC— Class Code.................................................................... 306

9.2.6

CLS— Cache Line Size............................................................ 306

9.2.7

MLT— Master Latency Timer ................................................... 307

9.2.8

HTYPE— Header Type ............................................................ 307

9.2.9

HECI_MBAR— HECI MMIO Base Address ................................... 308

9.2.10

SS— Sub System Identifiers ................................................... 308

9.2.11

CAP— Capabilities Pointer....................................................... 309

9.2.12

INTR— Interrupt Information .................................................. 309

9.2.13

MGNT— Minimum Grant ......................................................... 309

82G33 Datasheet(PDF) 9 Page - Intel Corporation

82G33 Datasheet(HTML) 9 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL