Electronic Components Datasheet Search
  English  ▼

X  

82G33 Datasheet(PDF) 46 Page - Intel Corporation

Part # 82G33
Description  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 Datasheet(HTML) 46 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 42Page - Intel Corporation 82G33 Datasheet HTML 43Page - Intel Corporation 82G33 Datasheet HTML 44Page - Intel Corporation 82G33 Datasheet HTML 45Page - Intel Corporation 82G33 Datasheet HTML 46Page - Intel Corporation 82G33 Datasheet HTML 47Page - Intel Corporation 82G33 Datasheet HTML 48Page - Intel Corporation 82G33 Datasheet HTML 49Page - Intel Corporation 82G33 Datasheet HTML 50Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 437 page
background image
Signal Description
46
Datasheet
Signal Name
Type
Description
EXP_EN
I
CMOS
Concurrent PCI Express Port Enable: This signal selects
Concurrent SDVO and PCI Express
0 = Only SDVO or PCI Express is operational.
1 = Both SDVO and PCI Express are operating
simultaneously via the PCI Express port.
NOTES: For the 82P35 MCH, this signal should be pulled low.
PWROK
I/O
HVIN
Power OK: When asserted, PWROK is an indication to the
(G)MCH that core power has been stable for at least 10 us.
ICH_SYNCB
O
HVCMOS
ICH Sync: Maintains synchronization between (G)MCH and
ICH9. This signal is connected to the MCH_SYNC# signal on
the ICH.
ALLZTEST/
XORTEST
I/O
CMOS
All Z Test: ALLZTEST is used for chipset Bed of Nails testing
to execute All Z Test.
XOR Chain Test: XORTEST is used for Chipset Bed of Nails
testing to execute XOR Chain Test.
XORTEST
ALLZTEST
Description
(Ball F20)
(Ball K20)
0
0
Reserved
0
1
XORTEST. Used for chipset Bed
of Nails Testing to execute XOR
Chain Test.
1
0
All pins tri-stated. Used for
chipset testing.
1
1
Normal
TEST[2:0]
I/O
A
In Circuit Test: These pins should be connected to test
points on the motherboard. They are internally shorted to the
package ground and can be used to determine if the corner
balls on the (G)MCH are correctly soldered down to the
motherboard.
These pins should NOT connect to ground on the
motherboard.
If TEST[2:0] are not going to be used, they should be left as
no connects.
2.9
Direct Media Interface
Signal Name
Type
Description
DMI_RXP_3:0
DMI_RXN_3:0
I
DMI
Direct Media Interface: Receive differential pair (RX). These
signals are the (G)MCH-ICH9 serial interface input.
DMI_TXP_3:0
DMI_TXN_3:0
O
DMI
Direct Media Interface: Transmit differential pair (TX). These
signals are the (G)MCH-ICH9 serial interface output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com