XIO2221 datasheet(71/196 Pages) TI1

71 / 196 page

XIO2221

www.ti.com

SCPS216A – JULY 2009 – REVISED FEBRAURY 2010

4.50 Device Capabilities Register

This register indicates the device-specific capabilities of the bridge. See Table 4-26 for a complete

description of the register contents.

PCI register offset:

94h

Read only

Default value:

0000 8002

BIT NUMBER

RESET STATE

BIT NUMBER

RESET STATE

Table 4-26. Device Capabilities Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

31:28

RSVD

Reserved. Returns 0h when read.

27:26

CSPLS

Captured slot power limit scale. The value in this field is programmed by the host by issuing a

Set_Slot_Power_Limit message. When a Set_Slot_Power_Limit message is received, bits 9:8

are written to this field. The value in this field specifies the scale used for the slot power limit.

00 = 1.0x

01 = 0.1x

10 = 0.01x

11 = 0.001x1

25:18

CSPLV

Captured slot power limit value. The value in this field is programmed by the host by issuing a

Set_Slot_Power_Limit message. When a Set_Slot_Power_Limit message is received, bits 7:0

are written to this field. The value in this field in combination with the slot power limit scale value

(bits 27:26) specifies the upper limit of power supplied to the slot. The power limit is calculated

by multiplying the value in this field by the value in the slot power limit scale field.

17:16

RSVD

Reserved. Return 000b when read.

RBER

Role-based error reporting. This bit is hardwired to 1 indicating that the XIO2221 supports

role-based error reporting.

PIP

Power indicator present. This bit is hardwired to 0b indicating that a power indicator is not

implemented.

AIP

Attention indicator present. This bit is hardwired to 0b indicating that an attention indicator is not

implemented.

ABP

Attention button present. This bit is hardwired to 0b indicating that an attention button is not

implemented.

11:9

EP_L1_LAT

Endpoint L1 acceptable latency. This field indicates the maximum acceptable latency for a

transition from L1 to L0 state. This field can be programmed by writing to the L1_LATENCY

field (bits 15:13) in the general control register (offset D4h, see Section 4.66). The default value

for this field is 000b, which indicates a range less than 1s. This field cannot be programmed to

be less than the latency for the PHY to exit the L1 state.

8:6

EP_L0S_LAT

Endpoint L0s acceptable latency. This field indicates the maximum acceptable latency for a

transition from L0s to L0 state. This field can be programmed by writing to the L0s_LATENCY

field (bits 18:16) in the general control register (offset D4h, see Section 4.66). The default value

for this field is 000b, which indicates a range less than 1s. This field cannot be programmed to

be less than the latency for the PHY to exit the L0s state.

ETFS

Extended tag field supported. This field indicates the size of the tag field not supported.

4:3

PFS

Phantom functions supported. This field is read-only 00b indicating that function numbers are

not used for phantom functions.

2:0

MPSS

Maximum payload size supported. This field indicates the maximum payload size that the

device can support for TLPs. This field is encoded as 010b indicating the maximum payload

size for a TLP is 512 bytes.

Classic PCI Configuration Space

Submit Documentation Feedback

Product Folder Link(s): XIO2221

XIO2221 Datasheet(PDF) 71 Page - Texas Instruments

XIO2221 Datasheet(HTML) 71 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL