Electronic Components Datasheet Search
  English  ▼

X  

XIO2221 Datasheet(PDF) 89 Page - Texas Instruments

Click here to check the latest version.
Part # XIO2221
Description  PCI Express??TO 1394b OHCI WITH 1-PORT PHY
PDF  196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

XIO2221 Datasheet(HTML) 89 Page - Texas Instruments

Back Button XIO2221 Datasheet HTML 85Page - Texas Instruments XIO2221 Datasheet HTML 86Page - Texas Instruments XIO2221 Datasheet HTML 87Page - Texas Instruments XIO2221 Datasheet HTML 88Page - Texas Instruments XIO2221 Datasheet HTML 89Page - Texas Instruments XIO2221 Datasheet HTML 90Page - Texas Instruments XIO2221 Datasheet HTML 91Page - Texas Instruments XIO2221 Datasheet HTML 92Page - Texas Instruments XIO2221 Datasheet HTML 93Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 196 page
background image
XIO2221
www.ti.com
SCPS216A – JULY 2009 – REVISED FEBRAURY 2010
4.70 Arbiter Control Register
The arbiter control register controls the device's internal arbiter. The arbitration scheme used is a
two-tier rotational arbitration. The device is the only secondary bus master that defaults to the
higher-priority arbitration tier. See Table 4-41 for a complete description of the register contents.
PCI register offset:
DCh
Register type:
Read/Write
Default value:
40h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
1
0
0
0
0
0
0
Table 4-41. Arbiter Control Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
7(1)
PARK
RW
Bus parking mode. This bit determines where the internal arbiter parks the secondary bus.
When this bit is set, the arbiter parks the secondary bus on the bridge. When this bit is
cleared, the arbiter parks the bus on the last device mastering the secondary bus.
0 = Park the secondary bus on the last secondary bus master (default)
1 = Park the secondary bus on the bridge
6(1)
BRIDGE_TIER_SEL
RW
Bridge tier select. This bit determines in which tier the bridge is placed in the arbitration
scheme.
0 = Lowest-priority tier
1 = Highest-priority tier (default)
5:1(1)
RSVD
RW
Reserved. These bits are reserved and must not be changed from their default value of
00000b.
0(1)
TIER_SEL0
RW
GNT0 tier select. This bit determines in which tier GNT0 is placed in the arbitration
scheme.
0 = Lowest-priority tier (default)
1 = Highest-priority tier
(1)
These bits shall only be reset by a fundamental reset (FRST). FRST is asserted (low) whenever PERST or GRST is asserted.
Copyright © 2009–2010, Texas Instruments Incorporated
Classic PCI Configuration Space
89
Submit Documentation Feedback
Product Folder Link(s): XIO2221



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com