Electronic Components Datasheet Search
  English  ▼

X  

XIO2221 Datasheet(PDF) 77 Page - Texas Instruments

Click here to check the latest version.
Part # XIO2221
Description  PCI Express??TO 1394b OHCI WITH 1-PORT PHY
PDF  196 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

XIO2221 Datasheet(HTML) 77 Page - Texas Instruments

Back Button XIO2221 Datasheet HTML 73Page - Texas Instruments XIO2221 Datasheet HTML 74Page - Texas Instruments XIO2221 Datasheet HTML 75Page - Texas Instruments XIO2221 Datasheet HTML 76Page - Texas Instruments XIO2221 Datasheet HTML 77Page - Texas Instruments XIO2221 Datasheet HTML 78Page - Texas Instruments XIO2221 Datasheet HTML 79Page - Texas Instruments XIO2221 Datasheet HTML 80Page - Texas Instruments XIO2221 Datasheet HTML 81Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 196 page
background image
XIO2221
www.ti.com
SCPS216A – JULY 2009 – REVISED FEBRAURY 2010
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0
4.58 Serial-Bus Slave Address Register
The serial-bus slave address register indicates the slave address of the device being targeted by the
serial-bus cycle. This register also indicates if the cycle is a read or a write cycle. Writing to this register
initiates the cycle on the serial interface. See Table 4-32 for a complete description of the register
contents.
PCI register offset:
B2h
Register type:
Read/Write
Default value:
00h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0
Table 4-32. Serial-Bus Slave Address Register Descriptions
BIT
FIELD NAME
ACCESS
DESCRIPTION
7:1(1)
SLAVE_ADDR
RW
Serial-bus slave address. This 7-bit field is the slave address for a serial-bus read or write
transaction. The default value for this field is 000 0000b.
0(1)
RW_CMD
RW
Read/write command. This bit determines if the serial-bus cycle is a read or a write cycle.
0 = A single byte write is requested (default).
1 = A single byte read is requested.
(1)
These bits shall only be reset by a fundamental reset (FRST). FRST is asserted (low) whenever PERST or GRST is asserted.
Copyright © 2009–2010, Texas Instruments Incorporated
Classic PCI Configuration Space
77
Submit Documentation Feedback
Product Folder Link(s): XIO2221



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com