| Electronic Components Datasheet Search |
|
XIO2221 Datasheet(PDF) 82 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
XIO2221 Datasheet(HTML) 82 Page - Texas Instruments |
|
82 / 196 page ![]() XIO2221 SCPS216A – JULY 2009 – REVISED FEBRAURY 2010 www.ti.com Table 4-36. Control and Diagnostic Register 0 Description (continued) BIT FIELD NAME ACCESS DESCRIPTION 6(1) PREFETCH_4X RW Prefetch 4× enable 0 = Bridge prefetches up to two cache lines, as defined in the cache line size register (offset 0Ch, see Section 7.6) for upstream memory read multiple (MRM) transactions (default). 1 = Bridge prefetches up to four cache lines, as defined in the cache line size register (offset 0Ch, see Section 7.6) for upstream memory read multiple (MRM) transactions. Note: When this bit is set and the FORCE_MRM bit in the general control register is set, both upstream memory read multiple transactions and upstream memory transactions prefetch up to four cache lines. Note: When the READ_PREFETCH_DIS bit in the general control register is set, this bit has no effect and only one DWORD will be fetched on a burst read. This bit only affects the XIO2221 design when the EN_CACHE_LINE_CHECK bit is set. 5:4(1) UP_REQ_BUF_VALUE RW PCI upstream req-res buffer threshold value. The value in this field controls the buffer space that must be available for the device to accept a PCI bus transaction. If the cache line size is not valid, the device will use eight DW for calculating the threshold value. 00 = 1 cache line + 4 DW (default) 01 = 1 cache line + 8 DW 10 = 1 cache line + 12 DW 11 = 2 cache lines + 4 DW 3(1) UP_REQ_BUF_CTRL RW PCI upstream req-res buffer threshold control. This bit enables the PCI upstream req-res buffer threshold control mode of the bridge. 0 = PCI upstream req-res buffer threshold control mode disabled (default) 1 = PCI upstream req-res buffer threshold control mode enabled 2(1) CFG_ACCESS_MEM_RE RW Configuration access to memory-mapped registers. When this bit is set, the bridge G allows configuration access to memory-mapped configuration registers. 1(1) RSVD RW Reserved. Bit 1 defaults to 0b. If this register is programmed via EEPROM or another mechanism, the value written into this field must be 0b. 0 RSVD R Reserved. Returns 0b when read. 82 Classic PCI Configuration Space Copyright © 2009–2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): XIO2221 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |