| Electronic Components Datasheet Search |
|
OR3C80 Datasheet(PDF) 128 Page - Agere Systems |
|
|
|||||||||||||||||||||||||||||
OR3C80 Datasheet(HTML) 128 Page - Agere Systems |
|
128 / 210 page ![]() 128 Lucent Technologies Inc. Data Sheet June 1999 ORCA Series 3C and 3T FPGAs Timing Characteristics (continued) Table 57. OR3C/Txxx Input to ExpressCLK (ECLK) Fast-Capture Setup/Hold Time (Pin-to-Pin) OR3Cxx Commercial: VDD = 5.0 V ± 5%, 0 °C < TA < 70 °C; Industrial: VDD = 5.0 V ± 10%, –40 °C < TA < +85 °C. OR3Txxx Commercial: VDD = 3.0 V to 3.6 V, 0 °C < TA < 70 °C; Industrial: VDD = 3.0 V to 3.6 V, –40 °C < TA < +85 °C. Note: The pin-to-pin timing parameters in this table should be used instead of results reported by ORCA Foundry. The ECLK delays are to all of the PIOs on one side of the device for middle pin input, or two sides of the device for corner pin input. The delay includes both the input buffer delay and the clock routing to the PIO clock input. Description (TJ = 85 °C, VDD = min) Device Speed Unit -4 -5 -6 -7 Min Max Min Max Min Max Min Max Input to ECLK Setup Time (middle ECLK pin) OR3T20 OR3T30 OR3C/T55 OR3C/T80 OR3T125 — — 1.36 1.25 — — — — — — 1.34 1.30 1.22 1.14 1.03 — — — — — 0.88 0.86 0.83 0.80 0.76 — — — — — 0.83 0.82 0.80 0.77 0.74 — — — — — ns ns ns ns ns Input to ECLK Setup Time (middle ECLK pin, delayed data input) OR3T20 OR3T30 OR3C/T55 OR3C/T80 OR3T125 — — 6.91 6.79 — — — — — — 6.30 6.27 6.19 6.11 6.00 — — — — — 5.32 5.30 5.27 5.24 5.20 — — — — — 5.98 5.97 5.95 5.93 5.90 — — — — — ns ns ns ns ns Input to ECLK Setup Time (corner ECLK pin) OR3T20 OR3T30 OR3C/T55 OR3C/T80 OR3T125 — — 0.00 0.00 — — — — — — 0.00 0.00 0.00 0.00 0.00 — — — — — 0.00 0.00 0.00 0.00 0.00 — — — — — 0.00 0.00 0.00 0.00 0.00 — — — — — ns ns ns ns ns Input to ECLK Setup Time (corner ECLK pin, delayed data input) OR3T20 OR3T30 OR3C/T55 OR3C/T80 OR3T125 — — 4.94 4.82 — — — — — — 4.39 4.35 4.28 4.21 4.10 — — — — — 3.51 3.40 3.18 2.98 2.63 — — — — — 4.41 4.31 4.11 3.91 3.61 — — — — — ns ns ns ns ns Input to ECLK Hold Time (middle ECLK pin) OR3T20 OR3T30 OR3C/T55 OR3C/T80 OR3T125 — — 0.00 0.00 — — — — — — 0.00 0.00 0.00 0.00 0.00 — — — — — 0.00 0.00 0.00 0.00 0.00 — — — — — 0.00 0.00 0.00 0.00 0.00 — — — — — ns ns ns ns ns Input to ECLK Hold Time (middle ECLK pin, delayed data input) OR3T20 OR3T30 OR3C/T55 OR3C/T80 OR3T125 — — 0.00 0.00 — — — — — — 0.00 0.00 0.00 0.00 0.00 — — — — — 0.00 0.00 0.00 0.00 0.00 — — — — — 0.00 0.00 0.00 0.00 0.00 — — — — — ns ns ns ns ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |