WM5102 datasheet(158/334 Pages) WOLFSON

158 / 334 page

WM5102

Production Data

PD, June 2014, Rev 4.2

158

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R1040

(0410h)

Output

Path

Config 1L

15:14

DAC1_FREQ_RA

NGE_LIM [1:0]

Output Path 1 Clocking Frequency Limit

When OUT1_OSR=0

00 = 3.072MHz (2.8224MHz)

01 = 6.144MHz (5.6448MHz)

10 = 12.288MHz (11.2896MHz)

11 = Reserved

When OUT1_OSR=1

00 = 6.144MHz (5.6448MHz)

01 = 6.144MHz (5.6448MHz)

10 = 12.288MHz (11.2896MHz)

11 = Reserved

Note that the Clocking Frequency will be

<= SYSCLK under all register settings.

The frequencies in brackets apply for

44.1kHz-related sample rates only (ie.

SAMPLE_RATE_n = 01XXX).

OUT1_OSR

Output Path 1 Oversample Rate

0 = Normal mode

1 = High Performance mode

R1048

(0418h)

Output

Path

Config 2L

15:14

DAC2_FREQ_RA

NGE_LIM [1:0]

Output Path 2 Clocking Frequency Limit

When OUT2_OSR=0

00 = 3.072MHz (2.8224MHz)

01 = 6.144MHz (5.6448MHz)

10 = 12.288MHz (11.2896MHz)

11 = Reserved

When OUT2_OSR=1

00 = 6.144MHz (5.6448MHz)

01 = 6.144MHz (5.6448MHz)

10 = 12.288MHz (11.2896MHz)

11 = Reserved

Note that the Clocking Frequency will be

<= SYSCLK under all register settings.

The frequencies in brackets apply for

44.1kHz-related sample rates only (ie.

SAMPLE_RATE_n = 01XXX).

OUT2_OSR

Output Path 2 Oversample Rate

0 = Normal mode

1 = High Performance mode

WM5102 Datasheet(PDF) 158 Page - Wolfson Microelectronics plc

WM5102 Datasheet(HTML) 158 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL