WM5102 datasheet(155/334 Pages) WOLFSON

155 / 334 page

Production Data

WM5102

PD, June 2014, Rev 4.2

155

OUTPUT SIGNAL PATH ENABLE

The output signal paths are enabled using the register bits described in Table 59. The respective bit(s)

must be enabled for analogue or digital output on the respective output path(s).

The output signal paths are muted by default. It is recommended that de-selecting the mute should be

the final step of the path enable control sequence. Similarly, the mute should be selected as the first

step of the path disable control sequence. The output signal path mute functions are controlled using

the register bits described in Table 64.

The supply rails for outputs (OUT1, OUT2 and OUT3) are generated using an integrated dual-mode

Charge Pump, CP1. The Charge Pump is enabled automatically by the WM5102 when required by the

output drivers. See the “Charge Pumps, Regulators and Voltage Reference” section for further details.

The WM5102 schedules a pop-suppressed control sequence to enable or disable the OUT1, OUT2

and OUT3 signal paths. This is automatically managed in response to setting the respective

HPnx_ENA or EP_ENA register bits. See “Control Write Sequencer” for further details.

The system clock, SYSCLK, must be configured and enabled before any audio path is enabled. The

ASYNCCLK may also be required, depending on the path configuration. See “Clocking and Sample

Rates” for details of the system clocks.

The WM5102 performs automatic checks to confirm that the SYSCLK frequency is high enough to

support the output signal paths and associated DACs. If an attempt is made to enable an output signal

path, and there are insufficient SYSCLK cycles to support it, then the attempt will be unsuccessful.

(Note that any signal paths that are already active will not be affected under these circumstances.)

The Underclocked Error condition can be monitored using the GPIO and/or Interrupt functions. See

“General Purpose Input / Output” and “Interrupts” for further details.

The status bits in Register R1025 and R1030 indicate the status of each of the output signal paths. If

an Underclocked Error condition occurs, then these bits provide readback of which signal path(s) have

been successfully enabled.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R1024

(0400h)

Output

Enables 1

OUT5L_ENA

Output Path 5 (Left) Enable

0 = Disabled

1 = Enabled

OUT5R_ENA

Output Path 5 (Right) Enable

0 = Disabled

1 = Enabled

OUT4L_ENA

Output Path 4 (Left) Enable

0 = Disabled

1 = Enabled

OUT4R_ENA

Output Path 4 (Right) Enable

0 = Disabled

1 = Enabled

EP_ENA

Output Path 3 Enable

0 = Disabled

1 = Enabled

HP2L_ENA

Output Path 2 (Left) Enable

0 = Disabled

1 = Enabled

HP2R_ENA

Output Path 2 (Right) Enable

0 = Disabled

1 = Enabled

HP1L_ENA

Output Path 1 (Left) Enable

0 = Disabled

1 = Enabled

WM5102 Datasheet(PDF) 155 Page - Wolfson Microelectronics plc

WM5102 Datasheet(HTML) 155 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL