Electronic Components Datasheet Search
  English  ▼

X  

PM8313 Datasheet(PDF) 129 Page - PMC-Sierra, Inc

Part # PM8313
Description  M13 MULTIPLEXER
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8313 Datasheet(HTML) 129 Page - PMC-Sierra, Inc

Back Button PM8313 Datasheet HTML 125Page - PMC-Sierra, Inc PM8313 Datasheet HTML 126Page - PMC-Sierra, Inc PM8313 Datasheet HTML 127Page - PMC-Sierra, Inc PM8313 Datasheet HTML 128Page - PMC-Sierra, Inc PM8313 Datasheet HTML 129Page - PMC-Sierra, Inc PM8313 Datasheet HTML 130Page - PMC-Sierra, Inc PM8313 Datasheet HTML 131Page - PMC-Sierra, Inc PM8313 Datasheet HTML 132Page - PMC-Sierra, Inc PM8313 Datasheet HTML 133Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 192 page
background image
PM8313 D3MX
DATA SHEET
PMC-920702
ISSUE 5
M13 MULTIPLEXER
119
Registers 43H, 53H, 63H, 73H, 83H, 93H and A3H: DS2 FRMR Status
Bit
Type
Function
Default
Bit7
Unused
X
Bit6
Unused
X
Bit5
R
REDV
X
Bit4
R
FERFV
X
Bit3
R
RESV
X
Bit2
R
AISV
X
Bit1
R
OOFV
X
Bit0
Unused
X
OOFV, AISV, FERFV, REDV:
The OOFV, AISV, FERFV and REDV bits in this register reflect the status of
the corresponding DS2 FRMR value. The OOFV bit is a logic 1 if the DS2
framer is presently out-of-frame. The AISV bit is a logic 1 if AIS has been
declared.
In DS2 mode, the FERFV bit reflects the debounced state of the X bit (first bit
of the M4-Subframe). If the X-bit has been a zero for two consecutive M-
frames, the FERFV bit becomes a logic 1. If the X-bit has been a one for two
consecutive M-frames, the FERFV bit becomes a logic 0.
In G.747 mode, FERFV bit reflects the debounced state of the Remote Alarm
Indication (RAI, bit 1 of Set II) bit. If the RAI bit has been a one for two
consecutive frames, the FERFV bit becomes a logic 1. If the RAI bit has
been a zero for two consecutive frames, the FERFV bit becomes a logic 0.
A six frame latency of the FERFV status ensures a virtually 100% probability
of freezing correctly in DS2 mode upon an out-of-frame condition and a better
than 99.9% probability of freezing correctly in G.747 mode.
REDV:
The REDV bit is a logic 1 if an out-of-frame condition has persisted for 9.9 ms
(6.9ms in G.747 mode). This is less than 1.5 times the maximum average
reframe time allowed. The REDV status will remain asserted for 9.9 ms
(6.9ms in G.747 mode) after frame alignment has been declare and then
become logic 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com