| Electronic Components Datasheet Search |
|
LAN9250 Datasheet(PDF) 284 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9250 Datasheet(HTML) 284 Page - Microchip Technology |
|
284 / 421 page ![]() LAN9250 DS00001913A-page 284 2015 Microchip Technology Inc. Note 1: These values provide 500 ns of margin compared to the I2C specification. Note 2: This value provides 50 ns of margin compared to the I2C specification. Note 3: These values provide 1000 ns of margin compared to the I2C specification. Based on the eeprom_size_strap configuration strap, various sized I2C EEPROMs are supported. The varying size ranges are supported by additional bits in the EEPROM Controller Address (EPC_ADDRESS) field of the EEPROM Command Register (E2P_CMD). Within each size range, the largest EEPROM uses all the address bits, while the smaller EEPROMs treat the upper address bits as don’t cares. The EEPROM controller drives all the address bits as requested regardless of the actual size of the EEPROM. The supported size ranges for I2C operation are shown in Table 13-2. Note 4: Bits in the control byte are used as the upper address bits. 13.3.1 I2C EEPROM DEVICE ADDRESSING The I2C EEPROM is addressed for a read or write operation by first sending a control byte followed by the address byte or bytes. The control byte is preceded by a start condition. The control byte and address byte(s) are each acknowledged by the EEPROM slave. If the EEPROM slave fails to send an acknowledge, then the sequence is aborted (a start con- dition and a stop condition are sent) and the EEPROM Controller Timeout (EPC_TIMEOUT) bit of the EEPROM Com- mand Register (E2P_CMD) is set. The control byte consists of a 4 bit control code, 3 bits of chip/block select and one direction bit. The control code is 1010b. For single byte addressing EEPROMs, the chip/block select bits are used for address bits 10, 9 and 8. For double byte addressing EEPROMs, the chip/block select bits are set low. The direction bit is set low to indicate the address is being written. thd;dat;out Hold time (provided to slave) of EESDA output after EESCL falling 1000 Note 3 ns tsu;sto Setup time (provided to slave) of EESCL high before EESDA output rising for stop condition 4.5 Note 1 s tbuf Bus free time 4.7 s tsp Input spike suppression on EESCL and EESDA 100 ns TABLE 13-2: I2C EEPROM SIZE RANGES eeprom_size_strap # of Address Bytes EEPROM Size EEPROM Types 01 (Note 4) 128 x 8 through 2048 x 8 24xx01, 24xx02, 24xx04, 24xx08, 24xx16 1 2 4096 x 8 through 65536 x 8 24xx32, 24xx64, 24xx128, 24xx256, 24xx512 TABLE 13-1: I2C MASTER TIMING VALUES (CONTINUED) Symbol Description Min Typ Max Units |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |