| Electronic Components Datasheet Search |
|
LAN9250 Datasheet(PDF) 286 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9250 Datasheet(HTML) 286 Page - Microchip Technology |
|
286 / 421 page ![]() LAN9250 DS00001913A-page 286 2015 Microchip Technology Inc. Figure 13-5 illustrates a typical I2C EEPROM sequential byte reads for single and double byte addressing. Sequential reads are used by the EEPROM Loader. Refer to Section 13.4, "EEPROM Loader" for additional information. For a register level description of a read operation, refer to Section 13.3.7, "I2C Master EEPROM Controller Operation," on page 288. 13.3.4 I2C EEPROM BYTE WRITES Following the device addressing, a data byte may be written to the EEPROM by outputting the data after receiving the acknowledge from the EEPROM. The data byte is acknowledged by the EEPROM slave and the I2C master finishes the write cycle with a stop condition. If the EEPROM slave fails to send an acknowledge, then the sequence is aborted (a start condition and a stop condition are sent) and the EEPROM Controller Timeout (EPC_TIMEOUT) bit in the EEPROM Command Register (E2P_CMD) is set. Following the data byte write cycle, the I2C master will poll the EEPROM to determine when the byte write is finished. After meeting the minimum bus free time, a start condition is sent followed by a control byte with a control code of 1010b, chip/block select bits low (since they are don’t cares) and the R/~W bit low. If the EEPROM is finished with the byte write, it will respond with an acknowledge. Otherwise, it will respond with a no-acknowledge and the I2C master will issue a stop and repeat the poll. If the acknowledge does not occur within 30 ms, a timeout occurs (a start condition and a stop condition are sent) and the EEPROM Controller Timeout (EPC_TIMEOUT) bit in the EEPROM Command Register (E2P_CMD) is set. The check for timeout is only performed following each no-acknowledge, since it may be possible that the EEPROM write finished before the timeout but the 30 ms expired before the poll was performed (due to the bus being used by another master). Once the I2C master receives the acknowledge, it concludes by sending a start condition, followed by a stop condition, which will place the EEPROM into standby. Figure 13-6 illustrates a typical I2C EEPROM byte write. FIGURE 13-5: I2C EEPROM SEQUENTIAL BYTE READS FIGURE 13-6: I2C EEPROM BYTE WRITE S 1 0 1 0 A 1 0 A 9 A 8 Control Byte A C K S 1 0 1 0 Control Byte A C K Single Byte Addressing Sequential Reads 0 0 0 1 Data Byte D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 A C K P 1 Data Byte D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 A C K A C K A C K Data Byte D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 A C K Data Byte D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 A C K P A C K Data Byte D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 A C K Data Byte D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 Double Byte Addressing Sequential Reads ... R/~W Chip / Block Select Bits R/~W Chip / Block Select Bits ... A C K Data Byte P A C K S 1 0 1 0 0 R / ~ W Control Byte Chip / Block Select Bits 0 0 0 S 1 0 1 0 0 R / ~ W Control Byte Chip / Block Select Bits 0 0 0 S 1 0 1 0 0 R / ~ W Control Byte Chip / Block Select Bits 0 0 0 ... D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 A C K A C K A C K S P Poll Cycle Poll Cycle Poll Cycle Data Cycle Conclude P P bus free time bus free time ... ... bus free time |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |