LAN9250 datasheet(347/421 Pages) MICROCHIP

347 / 421 page

 2015 Microchip Technology Inc.

DS00001913A-page 347

LAN9250

14.8.23

1588 PORT RX TIMESTAMP CONFIGURATION REGISTER

(1588_RX_TIMESTAMP_CONFIG)

This register is used to configure PTP receive message timestamping.

Note:

Port and GPIO registers share a common address space. Port registers are selected by the Bank Select

(BANK_SEL[2:0] in the 1588 Bank Port GPIO Select Register (1588_BANK_PORT_GPIO_SEL).

Offset:

15Ch

Size:

32 bits

Bank:

Bits

Description

Type

Default

31:24

RX PTP Domain (RX_PTP_DOMAIN[7:0])

This field specifies the PTP domain in use. If RX PTP Domain Match Enable

(RX_PTP_DOMAIN_EN) is set, the domainNumber in the PTP message

must matches the value in this field in order to recorded the ingress time.

Note:

The host S/W must not change this field while the 1588 Enable

(1588_ENABLE) bit in 1588 Command and Control Register

(1588_CMD_CTL) is set.

R/W

00h

RX PTP Domain Match Enable (RX_PTP_DOMAIN_EN)

When this bit is set, the domainNumber in the PTP message is checked

against the value in RX PTP Domain (RX_PTP_DOMAIN[7:0]).

Note:

The host S/W must not change this bit while the 1588 Enable

(1588_ENABLE) bit in 1588 Command and Control Register

(1588_CMD_CTL) is set.

R/W

RX PTP Alternate Master Enable (RX_PTP_ALT_MASTER_EN)

When this bit is set, the alternateMasterFlag in the PTP message is checked

for a zero value.

Note:

The host S/W must not change this bit while the 1588 Enable

(1588_ENABLE) bit in 1588 Command and Control Register

(1588_CMD_CTL) is set.

R/W

RX PTP UDP Checksum Check Disable (RX_PTP_UDP_CHKSUM_DIS)

When this bit is cleared, ingress times are not saved and ingress messages

are not filtered if the frame has an invalid UDP checksum.

When this bit is set, the UDP checksum check is bypassed and the ingress

time is saved and ingress messages are filtered regardless.

Note:

The host S/W must not change this bit while the 1588 Enable

(1588_ENABLE) bit in 1588 Command and Control Register

(1588_CMD_CTL) is set.

R/W

RX PTP FCS Check Disable (RX_PTP_FCS_DIS)

When this bit is cleared, ingress times are not saved and ingress messages

are not filtered if the frame has an invalid FCS.

When this bit is set, the FCS check is bypassed.

Note:

The host S/W must not change this bit while the 1588 Enable

(1588_ENABLE) bit in 1588 Command and Control Register

(1588_CMD_CTL) is set.

R/W

LAN9250 Datasheet(PDF) 347 Page - Microchip Technology

LAN9250 Datasheet(HTML) 347 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL