Electronic Components Datasheet Search
  English  ▼

X  

DM368ZCEZ Datasheet(PDF) 57 Page - Texas Instruments

Click here to check the latest version.
Part # DM368ZCEZ
Description  Digital Media System-on-Chip (DMSoC)
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DM368ZCEZ Datasheet(HTML) 57 Page - Texas Instruments

Back Button DM368ZCEZ Datasheet HTML 53Page - Texas Instruments DM368ZCEZ Datasheet HTML 54Page - Texas Instruments DM368ZCEZ Datasheet HTML 55Page - Texas Instruments DM368ZCEZ Datasheet HTML 56Page - Texas Instruments DM368ZCEZ Datasheet HTML 57Page - Texas Instruments DM368ZCEZ Datasheet HTML 58Page - Texas Instruments DM368ZCEZ Datasheet HTML 59Page - Texas Instruments DM368ZCEZ Datasheet HTML 60Page - Texas Instruments DM368ZCEZ Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 208 page
background image
TMS320DM368
www.ti.com
SPRS668C
– APRIL 2010 – REVISED JUNE 2011
3.3.3
PLLC1
There are two PLLs on the device, and they are independently controlled. PLLC1 generates the
frequencies needed for the ARM, Video Processing Sub System (VPSS), MJCP coprocessor block,
EDMA, and peripherals.
The reference clock for both PLLs is the single crystal input. Both PLLs will be of the same type . It should
be noted that the USB2.0 PHY contains a third PLL embedded within it. Table 3-2, and Figure 3-3
describe the customization of PLLC1.
•
Provides primary system clock
•
Software configurable
•
Accepts clock input or internal oscillator input
•
PLL pre-divider value is programmable
•
PLL multiplier value is programmable
•
PLL post-divider value is programmable . See the data manual for all supported configurations.
•
Only SYSCLK [9:1] are used
Table 3-2. PLLC1 Output Clocks
PLLC1SYSCLKy
Used By
PLLDIV Divider
PLLC1SYSCLK1
USB reference clock(1)
Programmable
PLLC1SYSCLK2
ARM926EJ-S, HDVICP block clock (1)
Programmable
PLLC1SYSCLK3
MJCP and HDVICP bus interface clock
Programmable
PLLC1SYSCLK4
Configuration bus clock, peripheral system interfaces,
Programmable
EDMA
PLLC1SYSCLK5
VPSS clock
Programmable
PLLC1SYSCLK6
VENC clock(1)
Programmable
PLLC1SYSCLK7
DDR 2x clock(1)
Programmable
PLLC1SYSCLK8
MMC/SD0 clock
Programmable
PLLC1SYSCLK9
CLKOUT2
Programmable
PLLC1OBSCLK
CLKOUT0
Programmable
PLLC1SYSCLKBP
USB reference clock(1)
Programmable
(1)
These clock outputs are multiplexed with other clocks.
Copyright
© 2010–2011, Texas Instruments Incorporated
Device Configurations
57
Submit Documentation Feedback
Product Folder Link(s): TMS320DM368



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com