DM368ZCEZ datasheet(76/208 Pages) TI1

76 / 208 page

TransmissionLine

4.0pF

1.85pF

Z0=50 Ω

(seenote)

Tester PinElectronics

Data SheetTimingReferencePoint

Output

Under

Test

42 Ω

3.5nH

DevicePin

(seenote)

Vref

Vref =VIL MAX(orVOL MAX)

Vref =VIH MIN(orVOH MIN)

TMS320DM368

SPRS668C

– APRIL 2010 – REVISED JUNE 2011

www.ti.com

Peripheral Information and Electrical Specifications

6.1

Parameter Information Device-Specific Information

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its

transmission line effects must be taken into account. A model of the tester pin electronics is shown in Figure 6-1. A

transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The

transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or

longer) from the data sheet timings.

Input requirements in this data sheet are tested with an input slew rate of

< 4 Volts per nanosecond (4 V/ns) at the

device pin and the input signals are driven between 0V and the appropriate I/O supply for the signal.

Figure 6-1. Test Load Circuit for AC Timing Measurements

The load capacitance value stated is only for characterization and measurement of AC timing signals. This

load capacitance value does not indicate the maximum load the device is capable of driving.

6.1.1

Signal Transition Levels

All input and output timing parameters are referenced to Vref for both "0" and "1" logic levels. For 3.3 V I/O,

Vref = 1.65 V. For 1.8 V I/O, Vref = 0.9 V.

Figure 6-2. Input and Output Voltage Reference Levels for AC Timing Measurements

All rise and fall transition timing parameters are referenced to VIL MAX and VIH MIN for input clocks,

VOLMAX and VOH MIN for output clocks.

Figure 6-3. Rise and Fall Transition Time Voltage Reference Levels

6.1.2

Timing Parameters and Board Routing Analysis

The timing parameter values specified in this data sheet do not include delays by board routings. As a

good board design practice, such delays must always be taken into account. Timing values may be

adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer

information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS

models to attain accurate timing analysis for a given system, see the Using IBIS Models for Timing

Analysis Application Report (literature number SPRA839). If needed, external logic hardware such as

buffers may be used to compensate any timing differences.

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM368

DM368ZCEZ Datasheet(PDF) 76 Page - Texas Instruments

DM368ZCEZ Datasheet(HTML) 76 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL