Electronic Components Datasheet Search
  English  ▼

X  

ADSP-21364SBBCZENG Datasheet(PDF) 43 Page - Analog Devices

Part # ADSP-21364SBBCZENG
Description  SHARC Processor
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-21364SBBCZENG Datasheet(HTML) 43 Page - Analog Devices

Back Button ADSP-21364SBBCZENG Datasheet HTML 39Page - Analog Devices ADSP-21364SBBCZENG Datasheet HTML 40Page - Analog Devices ADSP-21364SBBCZENG Datasheet HTML 41Page - Analog Devices ADSP-21364SBBCZENG Datasheet HTML 42Page - Analog Devices ADSP-21364SBBCZENG Datasheet HTML 43Page - Analog Devices ADSP-21364SBBCZENG Datasheet HTML 44Page - Analog Devices ADSP-21364SBBCZENG Datasheet HTML 45Page - Analog Devices ADSP-21364SBBCZENG Datasheet HTML 46Page - Analog Devices ADSP-21364SBBCZENG Datasheet HTML 47Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 52 page
background image
ADSP-21364
Preliminary Technical Data
Rev. PrB
|
Page 43 of 52
|
September 2004
OUTPUT DRIVE CURRENTS
Figure 36 shows typical I-V characteristics for the output driv-
ers of the ADSP-21364. The curves represent the current drive
capability of the output drivers as a function of output voltage.
TEST CONDITIONS
The ac signal specifications (timing parameters) appear
Table 12 on Page 20 through Table 38 on Page 42. These include
output disable time, output enable time, and capacitive loading.
The timing specifications for the SHARC apply for the voltage
reference levels in Figure 37.
Timing is measured on signals when they cross the 1.5 V level as
described in Figure 38 on Page 43. All delays (in nanoseconds)
are measured between the point that the first signal reaches
1.5 V and the point that the second signal reaches 1.5 V.
CAPACITIVE LOADING
Output delays and holds are based on standard capacitive loads:
30 pF on all pins (see Figure 37). Figure 41 shows graphically
how output delays and holds vary with load capacitance. The
graphs of Figure 39, Figure 40, and Figure 41 may not be linear
outside the ranges shown for Typical Output Delay vs. Load
Capacitance and Typical Output Rise Time (20%-80%, V=Min)
vs. Load Capacitance.
Figure 36. ADSP-21364 Typical Drive
Figure 37. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
Figure 38. Voltage Reference Levels for AC Measurements
SWEEP (VDDEXT)VOLTAGE (V)
-20
03.5
0.5
1
1.5
2
2.5
3
0
-40
-30
20
40
-10
VOL
3.11V, 125° C
3.3V, 25° C
3.47V, -45° C
VOH
30
10
3.11V, 125° C
3.3V, 25° C
3.47V, -45° C
1.5V
30pF
TO
OUTPUT
PIN
50
INPUT
OR
OUTPUT
1.5V
1.5V
Figure 39. Typical Output Rise/Fall Time (20%-80%,
VDDEXT = Max)
Figure 40. Typical Output Fall Time (20%-80%,
VDDEXT = Min)
LOAD CAPACITANCE (pF)
8
0
0
100
250
12
4
2
10
6
200
150
50
FALL
y = 0.0467x + 1.6323
y = 0.045x + 1.524
RISE
LOAD CAPACITANCE (pF)
12
0
50
100
150
200
250
10
8
6
4
2
0
RISE
FALL
y = 0.049x + 1.5105
y = 0.0482x + 1.4604



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com